

ECE 3274 BJT amplifier design CE, CE with Ref, and CC.

Richard Cooper

Section 1: CE amp  $R_e$  completely bypassed (open Loop)

Section 2: CE amp  $R_e$  partially bypassed (gain controlled).


Section 3: CC amp (open loop)

### **Section 1: Common Emitter CE Amplifier Design**


**$V_{out}$  is inverted so the gain  $A_v$  and  $A_i$  are negative.**

Designing procedure of common emitter BJT amplifier has three areas. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements; it leaves the designer enough freedom to choose the operating point as necessary for the application. However, remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages ultimately restricts the Q-point in a narrow window. It is difficult to derive the Q-point without some intelligent guess and the following steps would work out for the given conditions. We will start to choose a Q-point to allow maximum output voltage swing.

In this configuration,  $R_E$  is completely bypassed. The circuit diagram with necessary variables is provided in CE Figure 1.



CE Figure 1: BJT Common Emitter



BJT Figure 2: BJT characteristics. The example not your Q-point

### Step CE 1.1: Measure the device parameters

For the design of the amplifier, the 3 parameter values required are  $r_o$  and  $g_m$ . Derived from the transistor characteristics curve shown in CE Figure 2, one can set an approximate Q-point ( $V_{CE}$  and  $I_C$ ) in the active region and measure  $r_o$  and  $\beta$ . We will solve for  $V_{ce}$  and estimate  $I_C$ .

Solve for  $V_{CE}$  see below **Step CE2.2** . Use  $V_{out}$  peak to find  $I_{load}$  peak:  $I_{load} = V_{out} / R_{load}$ .

For an approximate  $I_C$  Q-point use  $I_C \approx 2.2 * I_{load}$  peak this is not the solution to your design Q-point. We can use an approximate  $I_C$  because  $r_o$  and  $\beta$  will not vary much with small changes in Q-point.

The  $V_{CE_{SAT}}$  ( $V_{CE}$  saturation voltage) is found from the BJT characteristics curve where the curve begins to flatten out  $\approx 0.2$  Vdc.

$r_o = \Delta V_{CE} / \Delta I_C$  the slope of a line thru Q-point

$\beta_{AC} = \Delta I_C / \Delta I_B$  measured around Q-point

$V_{CE_{SAT}} = V_{CE}$  begins to flatten

$r_{\pi} = (\beta V_T) / I_C$   $r_{\pi}$  is base to emitter resistance Hybrid Pie model.

Where  $V_T = kT/q$  at room temperature is  $V_T \approx 26$ mV.

Plot the estimated Q-point ( $V_{CE}, I_C$ ) on the BJT characteristics curve.

Plot the estimated Q-point ( $V_{CE}, I_C$ ) on the BJT characteristics curve.

### CE Part 2: Determine the Q-point.

Start with your BJT and selecting 4 resistors.

#### Step CE2.1: Choose $V_E$

Because  $V_{BE}$  will decrease  $\approx 2.5$ mV / °C rise we set  $V_E =$  between 2V to 3V.  $V_E$  and  $R_E$  will provide negative feedback to stabilize  $\beta$  and  $V_{BE}$ .

#### Step CE2.2: Calculate the midpoint $V_C$ with $R_E$ complete bypassed $R_E = R_{EB}$ , and $R_{EF} = 0$

Midpoint selection will allow for maximum output voltage swing.

We will add 20% to  $V_{out}$  so the design is not on the edge of the solution.

$$V_{C(max)} = V_{CC} - (V_{out} + 20\%V_{out})$$

$$V_{C(min)} = V_E + V_{CE_{sat}} + (V_{out} + 20\%V_{out})$$

$$V_C = (V_{C(max)} + V_{C(min)}) / 2 \quad \text{Midpoint } V_C \text{ Q-point}$$

$$V_{CE} = V_C - V_E \quad \text{This is the Q-point } V_{CE}$$

#### Step CE2.3: Calculate $R_C$ .

The DC equation:  $V_{CC} - V_C = V_{RC} = R_C I_C$  voltage across  $R_C$  derived from  $V_{CC}$  and Q-point  $V_C$ .

The AC equation:  $V_{out} = i_c (R_C \parallel r_o \parallel R_L)$  output voltage  $V_{out_{peak}}$

Rewrite:  $V_{out} = i_c R_C (r_o \parallel R_L) / (R_C + (r_o \parallel R_L))$  Parallel resistance equation

Substituting in  $V_{RC} = i_c R_C$

Combined equation:  $V_{out} = V_{RC} (r_o \parallel R_L) / (R_C + (r_o \parallel R_L))$


Solve for  $R_C$ ; Add 20% $V_{out}$  so the collector current is not set to an edge.

$$R_C = \frac{V_{CC} - V_C}{V_{out} + 20\%V_{out}} (r_o \parallel R_L) - (r_o \parallel R_L)$$

#### Step CE2.4: Calculate $I_C$ , $I_E$ , and $R_E$ .

$I_C = (V_{CC} - V_C) / R_C$       The Q-point collector current.  
 $I_B = I_C / \beta$                       The base current.

$I_E = I_C (\beta + 1) / \beta$  emitter current.  
 $R_E = V_E / I_E$  Total emitter resistance.  
 Thus, Q-point is  $(V_{CE}, I_C)$ .



CE Figure 3: Common Emitter Small Signal Equivalent Circuit

**CE Part 3: Determine bias resistors.**

**Step CE3.1: Calculate  $R_E$ . Design for the sum  $R_{ef}$  and  $R_{eb}$**

Later we will design for a desired  $A_v$  (voltage gain) by using  $(R_{ef})$  and  $(R_{eb})$  to control the  $A_v$ .

**$R_E = R_{ef} + R_{eb}$**

$I_E = I_C (\beta + 1) / \beta$

$I_B = I_C / \beta$

$\therefore R_E = \frac{V_E}{I_E}$

**Step CE3.2: Calculate  $R_{b1}, R_{b2}$ . Method 1.**

**(Do not use Method 1 for your design.) Use step CE 3.3**

$V_B = V_E + V_{BE}$        $V_{BE}$  is normally between 0.6V and 0.7V

$$I_b = I_c / \beta$$

Current thru Rb1 is set to  $10 * I_B$

Current thru Rb2 is set to  $9 * I_B$

$$R_{b1} = (V_{CC} - V_B) / (10 * I_B)$$

$$R_{b2} = V_B / (9 * I_B)$$

**Step CE3.3: Calculate  $R_{b1}$ ,  $R_{b2}$ . Method 2.  
(Use this Method)**

**Require Rin set to a given value.** Need  $V_{CC}$ ,  $V_B$ ,  $r_{\pi}$  and  $I_b$ .

Given Rin calculate Rin2.

$$R_{in2} = R_{in} - R_i \quad \text{Solve } R_{in2} \text{ needed to } R_{in} \text{ requirements.}$$

Solve for Rb from Rin2 and Rbase.

$R_{base} = r_{\pi}$  Re completely bypassed.

$$R_b = 1 / ((1 / R_{in2}) - (1 / R_{base})) \quad \text{Solve for Rb needed to } R_{in} \text{ requirements.}$$

Find Rb1 first then Rb2

$$R_{b1} = V_{CC} / ((V_B / R_b) + I_b) \quad \text{Solve for } R_{b1}.$$

$$R_{b2} = V_B / (((V_{CC} - V_B) / R_{b1}) - I_b) \quad \text{Solve } R_{b2} \text{ from } V_B \text{ and current thru } R_{b2}: I_{r_{b2}} = I_{r_{b1}} - I_b$$

**Check Rin meets requirements**

$R_{base} = r_{\pi}$  Re completely bypassed.

$$R_b = R_{b1} \parallel R_{b2}.$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R_{in} = R_i + R_{in2}$$

**CE Part 4: Calculating impedance and Gain**

**$V_{out}$  is inverted so the Voltage gain  $A_v$  is negative.**

Refer to the small signal equivalent of the circuit you have just built in CE Fig. 3. We can calculate the following:

**Step CE4.1: Input Impedance: AC characteristics**

$R_b = R_{b1} \parallel R_{b2}$  the two base bias resistors.

If  $R_e$  completely bypassed with  $C_E$  then

$$R_{base} = r_{\pi}$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R_{in} = R_i + R_{in2}$$

**Step CE4.2: Output Impedance**

If  $R_e$  **completely** bypassed with  $C_E$  then

$$R_{out} = R_C \parallel r_o. \quad \text{With Ref} = 0$$

**Step CE4.3: Voltage Gain**

AC voltage  $V_{out} = -\beta I_b (R_{out} \parallel R_{load} \parallel r_o)$  Note: use the correct  $R_{out}$  depending on Ref

AC voltage  $V_{in} = (R_{in}/R_{in2}) V_{in2}$  Input signal from the function generator.

AC voltage  $V_{in2} = v_b$  Input signal on the base

$$A_{v2} = V_{out} / V_{in2} = -\beta (R_C \parallel r_o \parallel R_{load}) / r_{\pi} \text{ voltage gain at base. } A_{v2} \text{ is negative.}$$

$$A_v = V_{out} / V_{in} = -\beta (R_C \parallel r_o \parallel R_{load}) / ((R_{in2} + R_i) / R_{in2}) (r_{\pi}) \quad A_v \text{ is negative.}$$

$$\text{Rearrange } A_v = -\beta (R_{in2} / (R_{in2} + R_i)) * (R_C \parallel r_o \parallel R_{load}) / r_{\pi}$$

$$V_{gen} = ((R_{in} + R_{gen}) / R_{in}) * (V_{out} / A_v) \text{ the open circuit voltage of the function generator.}$$

**Step CE4.4: Current Gain**

$$A_i = \frac{I_{load}}{I_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

**Step CE4.5: Power gain**

$$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_v * A_i$$

$$\text{In decibels } G_{dB} = 10 \log (A_v * A_i)$$

**Step CE4.6:  $V_{in}$  and  $V_{oc}$  of  $V_{gen}$**

Input signal level need to produce the required output voltage.

$$V_{in} = V_{out} / A_v$$

The open circuit voltage of the generator to produce the required output voltage. Because of Voltage divider because the output impedance of the  $R_{gen} = 50\Omega$

$$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$$

Use this value in LTspice and the laboratory Function generator

### CE Part 5: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output amplified waveform.

First we will select  $C_{in}$ ,  $C_{out}$  and  $C_E$  which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it  $f_L$ . Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1}$$

Where n is the number of zeros for low frequency breakpoints at same frequency.

$$f_L = \frac{f_{C_{in}} + f_{C_{out}} + f_{C_E}}{3\sqrt{2^{\frac{1}{3}} - 1}}$$

Setting 3 frequencies equal, we get,

$$f_{C_{in}} = f_{C_{out}} = f_{C_E} = f_L \sqrt{2^{\frac{1}{3}} - 1}$$

Find the C for each breakpoint  $f_{C_{in}}$ ,  $f_{C_{out}}$ , and  $f_{C_E}$  where  $n = 3$ .

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint  $f_C$

RemitterBase is the impedance looking in the BJT emitter to base.

$$\text{RemitterbBase} = (r_{\pi} + R_b \parallel (R_i + R_{gen})) / (\beta + 1) \quad \text{Small value}$$

R is the Thevenin equivalent resistance seen by the capacitor.

$$R_{C_E} = R_e \parallel (r_o + R_C \parallel R_{Load}) \parallel \text{RemitterBase}$$



The following table enlists the particular expressions.

Rsig	Rgen+Ri
C <sub>in</sub>	Rsig + Rin2
C <sub>out</sub>	RLoad + Rout
C <sub>E</sub>	Re    ( (ro + R <sub>C</sub>    R <sub>Load</sub> )    RemitterBase)
C <sub>hi</sub>	Rsig    Rin2
C <sub>hi2</sub>	Rout    Rload

CE Table 1: Resistance Seen By Capacitors

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with n = 2. We need only to find a two poles at  $F_n / \text{bandshrinkage} = f_{chi} = f_{ch2}$  to set the high frequency cutoff.

$$\text{Set } F_{chi} = F_{chi2} = F_h / \sqrt{2^{1/2} - 1}$$

$$R_b = R_{b1} || R_{b2}$$

$$R_{base} = r_{\pi}$$

$$R_{in2} = R_b || R_{base}$$

$$R \text{ seen by } C_{hi} \quad R_{Chi} = (R_{gen} + R_i) || R_{in2}$$

$$C_{hi} = \frac{1}{2\pi f_{Chi} (R \text{ seen by } C_{hi})}$$

$$R \text{ seen by } C_{hi2} \quad R_{Chi2} = R_{out} || R_{load} \quad \text{Note: use the correct Rout depending on Ref}$$

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$

## Section 2:

## **CEwRef Common Emitter with Re that partially is bypassed by Ce.**

**Vout is inverted so the gain Av and Ai are negative.**

**$R_E = R_{ref} + R_{reb}$**  the total  $R_E$  for the DC bias design.

$R_{ref}$  is the portion of  $R_E$  that is not bypassed by  $C_e$ .

$R_{reb}$  is the portion of  $R_E$  that is bypassed by  $C_e$ .

### **CEwRef Part 1: Measure the device parameters**

For the design of the amplifier, the 3 parameter values required are  $V_{ceSAT}$ ,  $r_o$  and  $\beta$ . Derived from the transistor characteristics curve shown in BJT Figure 2 above, one can set an approximate Q-point ( $V_{CE}$  and  $I_C$ ) in the active region and measure  $r_o$  and  $\beta$ . We will solve for  $V_{ce}$  and estimate  $I_C$ .

Solve for  $V_{CE}$  see below **Step CEwRef 2.2**. Use  $V_{out}$  peak to find  $I_{load}$  peak:  $I_{load} = V_{out} / R_{load}$ .

For an approximate  $I_C$  Q-point use  $I_C \approx 2.2 * I_{load}$  peak this is not the solution to your design Q-point. We can use an approximate  $I_C$  because  $r_o$  and  $\beta$  will not vary much with small changes in Q-point.

The  $V_{ceSAT}$  ( $V_{ce}$  saturation voltage) is found from the BJT characteristics curve where the curve begins to flatten out  $\approx 0.2 V_{dc}$ .

$r_o = \Delta V_{CE} / \Delta I_C$  the slope of a line thru Q-point

$\beta_{AC} = \Delta I_C / \Delta I_B$  measured around Q-point

$V_{ceSAT} = V_{ce}$  begins to flatten

$r_{\pi} = (\beta V_T) / I_C$   $r_{\pi}$  is base to emitter resistance Hybrid Pie model.

Where  $V_T = kT/q$  at room temperature is  $V_T \approx 26mV$ .

Plot the estimated Q-point ( $V_{CE}, I_C$ ) on the BJT characteristics curve.

### **CEwRef Part 2: Determine the Q-point.**

Start with your BJT and selecting 4 resistors.

#### **Step CEwRef 2.1: Choose $V_E$**

Because  $V_{BE}$  will decrease  $\approx 2.5mV / ^\circ C$  rise we set  $V_E =$  between 2V to 3V.  $V_E$  and  $R_E$  will provide negative feedback to stabilize  $\beta$  and  $V_{BE}$ .

#### **Step CEwRef 2.2: Calculate the midpoint $V_C$ with $R_E$ partially bypassed $R_E = R_{reb} + R_{ref}$**

Midpoint selection will allow for maximum output voltage swing.

We will add 20% to  $V_{out}$  so the design is not on the edge of the solution. This will also help with the additional loading because of high frequency capacitors as the frequency approaches the high frequency break points.

$$V_{C(max)} = V_{CC} - (V_{out} + 20\%V_{out})$$

$$V_{C(min)} = V_E + V_{CE\ sat} + (V_{out} + 20\%V_{out})$$

$$V_C = (V_{C(max)} + V_{C(min)}) / 2 \quad \text{Midpoint } V_C \text{ Q-point}$$

$$V_{CE} = V_C - V_E \quad \text{This is the Q-point } V_{CE}$$

### Step CEwRef 2.3: Calculate $R_C$ .

**Looking into the collector we see**  $r_o + R_{ef} \parallel [ (r_{\pi} + R_{b1} \parallel R_{b2} \parallel (R_i + R_{gen})) ] / (\beta + 1) \approx r_o$  so we will use just  $r_o$ .

The DC equation:  $V_{CC} - V_C = V_{RC} = R_C I_C$  voltage across  $R_C$  derived from  $V_{CC}$  and Q-point  $V_C$ .

The AC equation:  $V_{out} = i_c ( R_C \parallel r_o \parallel R_L )$  output voltage  $V_{out_{peak}}$

Rewrite AC:  $V_{out} = i_c R_C (r_o \parallel R_L) / (R_C + (r_o \parallel R_L))$  Parallel resistance equation

Substituting in  $V_{RC} = i_c R_C$

Combined equation:  $V_{out} = V_{RC} (r_o \parallel R_L) / (R_C + (r_o \parallel R_L))$

Solve for  $R_C$ ; Add 20% $V_{out}$  so the collector current is not set to an edge.

$$R_C = \frac{V_{CC} - V_C}{V_{out} + 20\%V_{out}} (r_o \parallel R_L) - (r_o \parallel R_L)$$

### Step CEwRef 2.4: Calculate $I_C$ , $I_E$ , and $R_E$ .

$I_C = (V_{CC} - V_C) / R_C$  The Q-point collector current.

$I_B = I_C / \beta$  The base current.


$I_E = I_C (\beta + 1) / \beta$  emitter current.

$R_E = V_E / I_E$  Total emitter resistance.


Thus, Q-point is  $(V_{CE}, I_C)$ .

We have already choose  $V_E$  to be between 2V to 3V to provide negative feedback in the DC bias circuit. We will use  $V_E$  and  $I_C$  where  $I_E = ((\beta + 1) / \beta) I_C$ . Now calculate  $R_E = V_E / I_E$  (Ref + Reb) the total emitter resistance.

We now have,  $V_E, V_C, R_C, R_E, I_C, I_E, V_{CE}, V_{CE_{SAT}}$



CEwRef Figure 1: Amplifier with emitter partially bypassed.



CEwRef Figure 2: Small signal model with partial bypass of  $R_e$

### CEwRef Part 3 Calculating impedance and Gain with Ref

Remember the gain  $A_v$  and  $A_i$  are negative for a common emitter amplifier.

We use the same Q-point and bias resistors  $R_{b1}$ ,  $R_{b2}$ ,  $R_c$ , and  $R_e = R_{ef} + R_{eb}$ .

#### Step CEwRef3.1: find Ref based on Voltage Gain requested

Note:  $i_b$  is the AC base current that results from  $V_{in}$ .

**Looking into the collector we see**  $r_o + R_{ef} \parallel [ (r_{\pi} + R_{b1} \parallel R_{b2} \parallel (R_i + R_{gen}) ) / (\beta + 1) ] \approx r_o$  so we will use just  $r_o$ .

AC voltage  $V_{out} = -\beta i_b (R_c \parallel R_{load} \parallel r_o)$  Note: use the approximant  $r_o$  because  $R_{ef}$  is not known yet.

AC voltage  $V_{in} = (R_{in}/R_{in2}) V_{in2}$  Input signal from the function generator.

AC voltage  $V_{in2} = i_b(r_{\pi} + (\beta + 1) R_{ef})$  Input signal on the base

Given  $R_{in}$  calculate  $R_{in2}$ .

$R_{in2} = R_{in} - R_i$  Solve  $R_{in2}$  needed to meet the  $R_{in}$  requirements.

$A_{v2} = A_v * R_{in} / R_{in2}$   $A_{v2}$  at base needed to meet  $A_v$  requested. For CE  $A_v$  is negative.

$A_{v2} = V_{out} / V_{in2} = -\beta (R_c \parallel r_o \parallel R_{load}) / (r_{\pi} + (\beta + 1) R_{ef})$  voltage gain at base, we do not need to find  $i_b$  since  $i_b$  cancels.  $A_{v2}$  is negative which means that  $V_{out}$  is inverted.

#### Step CEwRef3.2: Solve for Ref by using gain at base $A_{v2}$ .

$R_{ef} = [ (-\beta (R_c \parallel r_o \parallel R_{load}) / A_{v2}) - r_{\pi} ] / (\beta + 1)$  from  $A_{v2}$  or use equation below

#### Step CEwRef3.3: Solve for Ref by using overall gain $A_v$ .

$A_v = A_{v2} * R_{in2} / R_{in}$

$A_v = V_{out} / V_{in} = -\beta (R_c \parallel r_o \parallel R_{load}) / (R_{in}/R_{in2}) (r_{\pi} + (\beta + 1) R_{ef})$  voltage gain at input

We can see that voltage gain  $A_v$  can be controlled by the value of  $R_{ef}$

$A_v = -\beta (R_{in2}/R_{in}) (R_c \parallel r_o \parallel R_{load}) / (r_{\pi} + (\beta + 1) R_{ef})$

Rearrange  $A_v$  to solve for  $R_{ef}$  from requested  $A_v$

$R_{ef} = -((\beta (R_{in2}/R_{in}) (R_c \parallel r_o \parallel R_{load}) / A_v) - r_{\pi}) / (\beta + 1)$  from  $A_v$  overall gain,  $A_v$  is negative

#### Step CEwRef3.4: Solve for $R_{eb}$ from $R_e$ and $R_{ef}$

Remember that  $R_e$  is the total emitter resistance from step CEwRef 2.4.

$R_{eb} = R_e - R_{ef}$

### Step CEwRef4.1: Rb1 and Rb2 based on requested Rin

**Require Rin set to a given value.** Need  $V_{CC}$ ,  $V_b$ ,  $r_{\pi}$  and  $I_B$  (DC bias base current).

Given Rin calculate Rin2.

$$R_{in2} = R_{in} - R_i \quad \text{Solve } R_{in2} \text{ needed to meet the } R_{in} \text{ requirements.}$$

Solve for Rb from Rin2 and Rbase.

$$R_{base} = r_{\pi} + (\beta + 1) (R_{ef} \parallel (r_o + R_c \parallel R_{load})) \quad \text{Looking into the Base of the BJT.}$$

$$R_b = 1 / ((1 / R_{in2}) - (1 / R_{base})) \quad \text{Solve for } R_b \text{ needed to } R_{in} \text{ requirements.}$$

Find Rb1 first then Rb2

$$I_B = I_C / \beta \quad \text{DC bias base current.}$$

$$R_{b1} = V_{CC} / ((V_b / R_b) + I_b) \quad \text{Solve for } R_{b1}.$$

$$R_{b2} = V_b / (((V_{CC} - V_b) / R_{b1}) - I_b) \quad \text{Solve } R_{b2} \text{ from } V_b \text{ and current thru } R_{b2}: I_{r_{b2}} = I_{r_{b1}} - I_b$$

### Check Rin meets requirements

$$R_{base} = r_{\pi} + (\beta + 1) (R_{ef} \parallel (r_o + R_c \parallel R_{load}))$$

$$R_b = R_{b1} \parallel R_{b2}.$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R_{in} = R_i + R_{in2}$$

### Step CEwRef4.2: Input Impedance: AC characteristics

$$R_b = R_{b1} \parallel R_{b2}$$

Where Ref is the part of  $R_E$  that is not bypassed by  $C_E$ .

$$R_{base} = r_{\pi} + (\beta + 1) (R_{ef} \parallel (r_o + R_c \parallel R_{load})) \quad \text{Looking into the Base of the BJT.}$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R_{in} = R_i + R_{in2}$$

### Step CEwRef4.3: Output Impedance with Ref

If Re partially bypassed with  $C_E$  bypassing Ref.

$$R_b = R_{b1} \parallel R_{b2}.$$

RemitterBase is the impedance looking in the BJT emitter toward the base.

$$\text{RemitterBase} = (r_{\pi} + R_b \parallel (R_i + R_{gen})) / (\beta + 1) \quad \text{Small value, because divided by } \beta + 1.$$

The complete equation below for Rout,

$$R_{out} = R_c \parallel (r_o + \text{Ref} \parallel [r_{\pi} + R_b \parallel (R_i + R_{gen})] / (\beta + 1))$$

Because  $r_o$  is greater than  $30k\Omega$  we approximate  $R_{out} = R_c \parallel \text{"large"} = R_c$

### Step CEwRef4.4: Current Gain

The current gain  $A_i$  can be obtained  $i_{load}$  and  $i_{in}$  or calculated from  $A_v$   $R_{in}$  and  $R_{load}$ .

$$A_i = \frac{i_{load}}{i_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

### Step CEwRef4.5: Power gain

$$G = P_{out} / P_{in} = V_{out} * i_{load} / V_{in} * i_{in} = A_v * A_i$$

$$\text{In decibels } G_{dB} = 10 \log ( A_v * A_i )$$

### Step CEwRef4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.

$$V_{in} = V_{out} / A_v$$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the  $R_{gen} = 50\Omega$

$$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$$

Use this value in LTspice and the laboratory Function generator.

## CEwRef Part 5: Frequency response with Ref

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

### Step CEwRef 5.1: Low frequency cut off. $f_L$

First we will select  $C_{in}$ ,  $C_{out}$  and  $C_E$  which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it  $f_L$ . Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1}$$

Where n is the number of zeros for low frequency breakpoints at same frequency. The low frequency cutoff average of the individual time constants with shrinkage fraction applied be we have set all the time constants the same.

$$f_L = \frac{f_{C_{in}} + f_{C_{out}} + f_{C_E}}{3\sqrt{2^{\frac{1}{3}} - 1}}$$

Setting 3 frequencies equal, we get,

$$f_{C_{in}} = f_{C_{out}} = f_{C_E} = f_L \sqrt{2^{\frac{1}{3}} - 1}$$

Find the C for each breakpoint  $f_{C_{in}}$ ,  $f_{C_{out}}$ , and  $f_{C_E}$  where  $n = 3$ .

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint  $f_C$

R is the Thevenin equivalent resistance seen by the capacitor.

RemitterBase is the impedance looking in the BJT emitter to base.

RemitterbBase =  $(r_{\pi} + R_b \parallel (R_i + R_{gen})) / (\beta + 1)$  Small value

$R_{C_E} = R_{eb} \parallel (R_{ef} + (r_o + R_C \parallel R_{Load}) \parallel \text{RemitterBase})$



**Step CEwRef 5.2:** High frequency cut off.  $F_H$

$C_{hi}$  Sets the higher cut-off frequency  $f_H$  which is to be set from the specified range.

In this case because  $C_{hi}$  and  $C_{hi2}$  are to the same break point. We must use the band shrinkage factor with  $n = 2$ . We need only to find a two poles at  $F_n / \text{bandshrinkage} = f_{chi} = f_{ch2}$  to set the high frequency cutoff.

$$\text{Set } F_{chi} = F_{chi2} = F_H / \sqrt{2^{1/2} - 1}$$

$R_b = R_{b1} \parallel R_{b2}$  Base bias resistors

$R_{base} = r_{\pi} + (\beta + 1) (R_{ef} \parallel (r_o + R_c \parallel R_{load}))$  Looking into the Base of the BJT.

$$R_{in2} = R_b \parallel R_{base}$$

R seen by  $C_{hi}$   $R_{Chi} = (R_{gen} + R_i) \parallel R_{in2}$

$$C_{hi} = \frac{1}{2\pi f_{Chi} (R \text{ seen by } C_{hi})}$$

R seen by  $C_{hi2}$   $R_{Chi2} = R_{out} \parallel R_{load}$  Note: use the correct  $R_{out}$  depending on Ref

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$

The following table list the equivalent resistance expressions seen by the capacitors.

$R_{sig}$	$R_{gen} + R_i$
RemitterBase	$(r_{\pi} + R_b \parallel (R_i + R_{gen})) / (\beta + 1)$
$C_{in}$	$R_{sig} + R_{in2}$
$C_{out}$	$R_{Load} + R_{out}$
$C_E$	$R_{eb} \parallel (R_{ef} + (r_o + R_c \parallel R_{Load})) \parallel \text{RemitterBase}$
$C_{hi}$	$R_{sig} \parallel R_{in2}$
$C_{hi2}$	$R_{out} \parallel R_{load}$

CEwRef Table 1: Resistance Seen By Capacitors

## Section 3: Common Collector CC Amplifier Design

**$V_{out}$  is not inverted so the gain  $A_v$  and  $A_i$  are positive.**

Designing procedure of common collector BJT amplifier has three areas. First, we have to set the Q-point, which is the DC operating point. Since, there is no specification regarding the Q-point in the design requirements; it leaves the designer enough freedom to choose the operating point as necessary for the application. However, remember that the specifications are in terms of input and output impedance, gain, frequency response characteristics and peak output voltages ultimately restricts the Q-point in a narrow window. It is difficult to derive this point without some intelligent guess and the following steps would work out for the given conditions. We will start to choose a Q-point to allow maximum output voltage swing

For the Common Collector configuration, the circuit diagram shown in CC Figure 1. The small signal equivalent model in CC Figure 3.

For this configuration, same steps are involved for the calculation of  $R_{b1}$ ,  $R_{b2}$  and  $R_E$  with few minor changes. Note that  $R_C$  is absent in this case





Figure 1: BJT Common Collector CC configuration



CC Figure 2: CC BJT curve.

### CC Part 1: Measure the device parameters

#### Step CC1.1: We need to estimate a Q-point to find an estimate for $r_o$ and $g_m$ .

For the design of the amplifier, the 2 parameter values required are  $r_o$  and  $\beta$ . Derived from the transistor characteristics curve shown in CC Fig.2, one can set an approximate Q-point ( $V_{CE}$  and  $I_C$ ) in the active region and measure  $r_o$  and  $\beta$ . We will solve for  $V_{CE}$  and estimate  $I_C$ .

Solve for  $V_{CE}$  see below **Step CC2.1**. Use  $V_{out}$  peak to find  $I_{load}$  peak:  $I_{load} = V_{out} / R_{load}$ .

For an estimated  $I_C$  Q-point use  $I_C \approx 2.6 * I_{load}$  peak this is not the solution to your design Q-point. We can use an estimated  $I_C$  because  $r_o$  and  $\beta$  will not vary much with small changes in Q-point.

$r_o = \Delta V_{CE} / \Delta I_C$  the slope of a line thru the estimated Q-point

$\beta = \Delta I_C / \Delta I_B$  measured around the estimated Q-point

Plot the estimated Q-point ( $V_{CE}$ ,  $I_C$ ) on the BJT characteristics curve.

From the curves CC Fig. 2 estimate  $V_{CEsat}$  the point where the curve begins to flatten out  $\approx 0.2$  Vdc

## CC Part 2: Find the Q-point

### Step CC2.1: Derive $V_E$ and $V_{CE}$ Q- point

We will start with  $V_E(\max)$  and  $V_E(\min)$ .

$$V_{CEsat} = 0.2V$$

$V_{outEmitter} = V_{out} + I_{Load} * R_{iso}$  The AC output voltage at the emitter.

$$V_E(\max) = V_{CC} - V_{CEsat} - (V_{outEmitter} + 20\%V_{outEmitter})$$

$$V_E(\min) = V_{outEmitter} + 20\% V_{outEmitter}$$

$$V_E = (V_E(\max) + V_E(\min)) / 2 \quad \text{Midpoint } V_E \text{ Q-point}$$

$$V_{CE} = V_{CC} - V_E \quad \text{The } V_{CE} \text{ Q-point}$$

### Step CC2.2: Now find the value of $R_E$ and $I_E$

The DC equation:  $V_E = R_E I_E$

The AC equation:  $V_{outEmitter} = i_e ( R_E \parallel r_o \parallel (R_{Load} + R_{iso}) )$

Rewrite:  $V_{outEmitter} = i_e R_E (r_o \parallel ( R_L + R_{iso} )) / (R_E + (r_o \parallel (R_L + R_{iso})))$  Parallel resistance equation

Substituting in  $V_E = i_e R_E$

$$\text{Combined equation: } V_{outEmitter} = V_E (r_o \parallel (R_{Load} + R_{iso})) / (R_E + (r_o \parallel (R_{Load} + R_{iso})))$$

Solve for  $R_E$ ; Add 20%  $V_{outEmitter}$  t so the collector current is not set to an edge.

$$R_E = \frac{V_E}{V_{outEmitter} + 20\%V_{outEmitter}} (r_o \parallel R_L + R_{iso}) - (r_o \parallel R_L + R_{iso}) \quad \text{Rearranged combined equation}$$

Calculate  $I_E$ ,  $I_C$ , and  $r_{\pi}$

$$I_E = V_E / R_E$$

$$I_C = I_E (\beta / (\beta + 1))$$

$$r_{\pi} = (\beta v_t) / I_C \quad r_{\pi} \text{ is base to emitter resistance Hybrid Pie model.}$$

Where  $v_t = kT/q$  at room temperature is  $v_t \approx 26mV$ .

## CC Part 3: Find $R_{b1}$ , and $R_{b2}$ . (2 Methods)

### Method 1.

(Do not use Method 1 for your design.) Use step CC3.2

### Step CC3.1: Calculate $R_{b1}$ , $R_{b1}$ . Based on $I_B$

We will set the current in the base bias resistors  $R_{b1}$ , and  $R_{b2}$  lower then  $10 \cdot I_B$  from CE keep the  $R_{in}$  to a higher value.

$I_{rb1} = 3 \cdot I_B$  and  $I_{rb2} = 2 \cdot I_B$  Current thru the base bias resistors

$V_B = V_E + V_{BE}$  Q - point values

$R_{b1} = (V_{CC} - V_b) / 3 I_B$

$R_{b2} = V_b / 2 I_B$

$R_b = R_{b1} \parallel R_{b2}$  Base bias resistors.

## Method 2.

**(Use this Method)**

### Step CC3.2: Calculate $R_{b1}$ , and $R_{b2}$ Based on the requested $R_{in}$

**Require  $R_{in}$  set to a given value.** Need  $V_{CC}$ ,  $V_b$ ,  $r_{\pi}$ ,  $r_o$ ,  $\beta$ ,  $R_E$ ,  $R_{load}$ , and  $I_b$ .

Given  $R_{in}$  calculate  $R_{in2}$ .

$R_{in2} = R_{in} - R_i$  Solve  $R_{in2}$  needed to  $R_{in}$  requirements.

Solve for  $R_b$  from  $R_{in2}$  and  $R_{base}$ .


$R_{base} = r_{\pi} + (\beta + 1) ((r_o \parallel R_E \parallel (R_{iso} + R_{load})))$  Impedance looking into BJT base at midband.

$R_b = 1 / ((1 / R_{in2}) - (1 / R_{base}))$  Solve for  $R_b$  from  $R_{in2}$ , and  $R_{base}$  to meet  $R_{in}$  requirements.

Find  $R_{b1}$  first then  $R_{b2}$

$R_{b1} = V_{CC} / ((V_b / R_b) + I_b)$  Solve for  $R_{b1}$ .

$R_{b2} = V_b / (((V_{CC} - V_b) / R_{b1}) - I_b)$  Solve  $R_{b2}$  from  $V_b$  and current thru  $R_{b2}$ :  $I_{rb2} = I_{rb1} - I_b$



CC Figure 3: Small signal equivalent model for common collector model

## CC Part 4: Calculate Rin, Rout, Av, and Ai

### Step CC4.1: Input Impedance:

$$R_b = R_{b1} \parallel R_{b2}$$

$$R_{base} = r_{\pi} + (\beta + 1) ((r_o \parallel R_E \parallel (R_{iso} + R_{load}))) \quad \text{Impedance looking into BJT base.}$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R_{in} = R_{in2} + R_i \quad \text{Note: } R_i \text{ is the resistor in the input used as a shunt to measure input current.}$$

### Step CC4.2: Output Impedance

RemitterBase is the impedance looking in the BJT emitter towards the base.

$$R_{emitterBase} = (r_{\pi} + R_b \parallel (R_i + R_{gen})) / (\beta + 1)$$

$$R_{out} = (R_E \parallel r_o \parallel R_{emitterBase}) + R_{iso}$$

### Step CC4.3: Derivation of Av Voltage Gain

**Av is positive: Vout is not inverted.**

Referring to CC Fig.3, let us find  $A_v = V_{out} / V_{in}$  which would be a key step in calculating  $A_v$ .

$$R_{base} = r_{\pi} + (\beta + 1) ((r_o \parallel R_E \parallel (R_{iso} + R_{load}))) \quad \text{Impedance looking into BJT base.}$$

$$R_b = R_{b1} \parallel R_{b2}$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R_{in} = R_i + R_{in2}$$

$$R_{emitterBase} = (r_{\pi} + R_b \parallel (R_i + R_{gen})) / (\beta + 1) \quad \text{Impedance looking into the BJT emitter towards the Base.}$$

$$R_{out} = (R_E \parallel r_o \parallel R_{emitterBase}) + R_{iso}$$

AC Voltage at the emitter.

$$\text{AC voltage } V_{outEmitter} = i_e (R_E \parallel r_o \parallel (R_{iso} + R_{load}))$$

$$\text{AC voltage } V_{outEmitter} = (\beta + 1) i_b (R_E \parallel r_o \parallel (R_{iso} + R_{load}))$$

$$\text{Voltage across the load resistor } V_{out} = V_{outEmitter} * (R_{load} / (R_{load} + R_{iso}))$$

$$\text{AC voltage } V_{out} = (\beta + 1) i_b (R_E \parallel r_o \parallel (R_{iso} + R_{load})) * (R_{load} / (R_{load} + R_{iso}))$$

AC Voltage at the function generator  $V_{in} = V_{in2} (R_{in} / R_{in2})$

AC Voltage at the base  $V_{in2} = V_{BE} + V_{outEmitter}$

$$V_{in2} = R_{\pi} i_b + i_b (\beta + 1) (R_E \parallel r_o \parallel (R_{load} + R_{iso})) = i_b (R_{\pi} + (\beta + 1) (R_E \parallel r_o \parallel (R_{load} + R_{iso})))$$

$$A_{v2} = V_{out} / V_{in2} = (\beta + 1) i_b (R_E \parallel r_o \parallel (R_{load} + R_{iso})) / i_b (R_{\pi} + (\beta + 1) (R_E \parallel r_o \parallel (R_{load} + R_{iso})))$$

$V_{in} = V_{in2} (R_{in} / R_{in2})$  Voltage divider  $V_{in}$  to  $V_{in2}$

Need  $V_{out}$  to find  $A_v$ .

$V_{out} = V_{outEmitter} * (R_{load} / (R_{load} + R_{iso}))$  Voltage divider  $V_{outEmitter}$  to  $V_{out}$

Or rewriting  $V_{outEmitter} = V_{out} * ((R_{load} + R_{iso}) / R_{load})$  Find  $V_{outEmitter}$  from  $V_{out}$ .

$$A_v = V_{out} / V_{in} = (R_{in2} / R_{in}) (R_{load} / (R_{load} + R_{iso})) (\beta + 1) i_b (R_E \parallel r_o \parallel (R_{load} + R_{iso})) / i_b (R_{\pi} + (\beta + 1) (R_E \parallel r_o \parallel (R_{load} + R_{iso})))$$

Canceling out  $i_b$  and including the factor for  $V_{in2}$  to  $V_{in}$  gives

**This is the final equation for  $A_v = V_{out} / V_{in}$   $A_v$  is positive:  $V_{out}$  is not inverted**

**Calculation of the  $A_v$ .**

$$A_v = (R_{in2} / R_{in}) (R_{load} / (R_{load} + R_{iso})) (\beta + 1) (R_E \parallel r_o \parallel (R_{load} + R_{iso})) / (R_{\pi} + (\beta + 1) (R_E \parallel r_o \parallel (R_{load} + R_{iso})))$$

Thus, the voltage gain should be close to 1. Hence, the output follows the input. So, the Common Collector configuration is also known as an Emitter follower.

**Step CC4.4: Calculation of the  $A_i$  Current Gain**

$$A_i = \frac{i_{load}}{i_{in}} = \frac{v_{out}/R_{load}}{v_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

### Step CC4.5: Power gain

$$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_v * A_i$$

$$\text{In decibels } G_{dB} = 10 \log ( A_v * A_i )$$

### Step CC4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.

$$V_{in} = V_{out} / A_v$$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the  $R_{gen} = 50\Omega$

$$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$$

Use this value in LTspice and the laboratory Function generator.

### CC Part 5: Frequency response.

The capacitor values can be calculated as before (CE amp), the only difference being  $n = 2$  for low pass calculations since we are using two capacitors instead of 3.

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output amplified waveform.

#### Step CC5.1: Low frequency cut off. $F_L$

First we will select  $C_{in}$ , and  $C_{out}$  which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it  $f_L$ . Two capacitors will introduce 2 zeros in the transfer function of the system. Because we will set 2 pole at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1} \quad n = 2$$

Where n is the number of zeros for low frequency breakpoints at same frequency.

Setting 2 frequencies equal, we will, multiply the  $F_L$  by the Band Width Shrinkage factor

$$f_{Cin} = f_{Cout} = f_L \sqrt{2^{1/2} - 1}$$

Find the C for each breakpoint  $f_{Cin}$ , and  $f_{Cout}$ , where  $n = 2$ .

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint  $f_{Cin}$ , and  $f_{Cout}$

R is the Thevenin equivalent resistance seen by the capacitor.



**Step CC 5.2:** High frequency cut off.  $F_H$

$C_{hi}$ , and  $C_{hi2}$  on the contrary, sets the high cut-off frequency  $f_H$  which is to be set from the specified range. Where  $n = 2$  the number of high frequency break points at the same frequency.

In this case because  $C_{hi}$ , and  $C_{hi2}$  are set to the same break point. We must use the band shrinkage factor with  $n = 2$ . We need only to find a two poles at  $F_h / \text{bandshrinkage} = f_{chi} = f_{chi2}$  to set the high frequency cutoff.

Setting the 2 high frequencies break point equal, we will, divide the  $F_h$  (high frequency cutoff desired) by the Band Width Shrinkage factor

$$\text{Set } F_{chi} = F_{chi2} = F_h / \sqrt{2^{1/2} - 1}$$

$$R_{base} = r_{\pi} + ((\beta + 1) * (r_o \parallel R_E \parallel (R_{load} + R_{iso}))) \quad \text{Impedance looking into BJT base.}$$

$$R_b = R_{b1} \parallel R_{b2}$$

$$R_{in2} = R_b \parallel R_{base}$$

$$R \text{ seen by } C_{hi} \quad R_{Chi} = (R_{gen} + R_i) \parallel R_{in2}$$

$$C_{hi} = \frac{1}{2\pi f_{Chi} (R \text{ seen by } C_{hi})}$$

$$R \text{ seen by } C_{hi2} \quad R_{Chi2} = R_{out} \parallel R_{load}$$

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$

The following table enlists the particular expressions.

Thevenin equivalent resistance seen by the capacitor.

$R_{sig}$	$R_{gen} + R_i$
$C_{in}$	$R_{sig} + R_{in2}$
$C_{out}$	$R_{Load} + R_{out}$
$C_{hi}$	$R_{sig} \parallel R_{in2}$
$C_{hi2}$	$R_{out} \parallel R_{load}$

CC Table 1: Resistance Seen By Capacitors