

ClassB and ClassAB amplifier Design

Richard Cooper March 30 2020

When the input signal is positive, the NPN transistor Q1 turns ON, the PNP transistor Q2 is OFF, and the output voltage is positive. The NPN transistor (emitter follower) is sourcing (pushing) the current into the load resistor during the positive cycle of the input voltage. When the input signal is negative, the PNP transistor Q2 turns ON, the NPN transistor Q1 is OFF, and the output voltage is negative. The PNP transistor (emitter follower) is sinking (pulling) the current from the load resistor during the negative cycle of the input voltage. This were it gets its name Push Pull stage. Design for the positive half (NPN) duplicate for the negative half (PNP).

Part 0: ClassB-AB For both ClassB and ClassAB

Step ClassB-AB 0.1: Find r_o , and β For both ClassB and ClassAB

Find r_o , and β from the **2N3904, 2N3906 characteristic curves (used for both)**. Use for both NPN and PNP calculate at peak values $I_C \approx I_{load}$, and $V_{ce} = V_{cc} - V_{out}$.

Use $\beta_{Min} = 100$ for calculating **bias** (worse case). **This is the largest base current $I_B = I_C / \beta$**

Use β_{AC} from curves to calculate gain A_V , frequency response (capacitors), R_{in} , and R_{out} .

Step: ClassB-AB 0.2: Convert power in load to V_{out} peak and I_{load} peak

Solve for the Peak values of V_{out} , and I_{load} . You need the peak values to design the bias circuit to prevent saturation or cutoff. Goto **Step: ClassB-AB 0.25: if given V_{out} peak.0**

First step for lab is calculate V_{out} peak and I_{load} peak from the given R_{load} , and P_{load} (power in load).

From the power equations, we get rms values of current I_{load} and voltages V_{out} .

$$P_{load} = (V_{out\ rms})^2 / R_{load}$$

$$\text{Solve for } (V_{out\ rms})^2 = P_{load} / R_{load}$$

Take square root of V^2 to find V **$V_{out\ rms} = \sqrt{R_{load} * P_{load}}$** .

Now convert $V_{out\ rms}$ to V_{out} peak: **$V_{out\ peak} = V_{out\ rms} * \sqrt{2}$** .

Step: ClassB-AB 0.25: Start here if giver V_{out} peak.

$$V_{outMax} = V_{out\ peak} + 20\% V_{out\ peak}$$

$$I_{load\ RMS} = V_{out\ RMS} / R_{load} .$$

Solve for I_{load} peak

$$I_{load\ peak} = V_{out\ peak} / R_{load}$$

$$I_{loadMax} = V_{outMax} / R_{load}$$

$$I_{cMax} = I_{loadMax} * \beta_{min} / (\beta_{min} + 1)$$

Step: ClassB-AB 0.3: Find approximant Q-Point on the curves ClassAB Re1, Re2 are not known yet so ignore the voltage drop across Re1 there for $V_e \approx V_{out}$ for the finding of Q-Point on curves.

Because of the higher collector current VceSat we will use 1Vdc. VceSat = 1Vdc

Remember $V_c = V_{cc}$, and $V_{outMin} = 0V$

$V_{ceMin} = V_{cc} - V_{outMax}$. This at $V_c = V_{cc}$, $V_e = V_{outMax}$ includes the 20%

$V_{ceMax} = V_{cc} - V_{ceSat} - V_{outmin}$ Note: $V_{outMin} = 0V$ the PNP transistor is off.

Use VceMax on the x-axis.

$I_{loadMax} = (V_{out\ peak} + 20\% V_{out\ peak}) / R_{load}$ Do not design for an edge.

$I_{eMax} = I_{loadMax}$

$I_{cMax} = I_{eMax} * \beta_{min} / (\beta_{min} + 1)$

Use IcMax on the y-axis or as close as you can on the curves.

Step ClassB-A 0.4: Find r_o and β_{AC} and β_{DC} from curvers

For the Q-point on curves use I_{cMax} , V_{ceMax}

Find r_o and β_{AC} and β_{DC} . Use $\beta_{Min} = 100$




Figure 1 Class B AB. Curves for 2N3904 and 2N3906.

This section is the design of the Class B push pull amplifier.

Section: 1 Class B push pull stage.

Part 1 Class B

Step ClassB 1.1: ClassB Intro

$V_{dd} = -V_{ee}$ Need both supplies equal but opposite with center ground.

$V_{in2} = V_{out} - V_{be}$ V_{in2} is the AC signal at the base of the BJT. Start from V_{out} .

R_{in2} is the impedance looking into amplifier thru the C_{in} capacitor.

$V_{in} = V_{in2} (R_i + R_{in2}) / R_{in2}$ AC input signal voltage If you start at V_{out} to V_{in2}

$V_{in2} = V_{in} (R_{in2} / (R_{in2} + R_i))$ AC signal on the base. If you start at V_{in} .

The output voltage can be expressed as

For $|V_{in}| > V_{be} (R_i + R_{in2}) / R_{in2}$ $V_{out} = v_b - V_{be}$ where $V_{be} = 0.7V$ DC bias v_b is the AC signal on the base.

For $|V_{in}| < V_{be} (R_i + R_{in2}) / R_{in2}$ $V_{out} = 0V$ No output when input bellow $|0.7v|$.

At maximum V_{out} the gain $A_{v2} = (V_{in2} - V_{be}) / V_{out}$ and $V_{in2} = V_{in} (R_{in2} / (R_{in2} + R_i))$

Note: A_v changes with V_{in} values.

Where $V_{out} = V_{in2} - V_{be}$ Note V_{in2} is the ac signal on the base.

Therefore the A_v changes with V_{in} signal

We design the positive half (NPN) and copy the values to the negative half (PNP).

Use the curves for 2N3906 (PNP) for 2N3904 (NPN) they both have the same characteristics but just opposite polarity. Use $\beta_{min} = 100$

Using the value of the **output voltage peak** during the positive cycle for the NPN transistor. We will design $R_{b1} = R_{b2}$. The base bias resistors R_{b1} , and R_{b2} are not required for the ideal case, but will we add them to hold both base voltages (**Q1, Q2**) to zero with $V_{in} = 0$.




Figure 2. Class B. Push pull stage




Figure 3 Class B. positive half cycle NPN at peak output voltage.

To start we must find the V_{out} in peak voltage and I_{load} as a peak current peak




Figure 4 MidBand AC model Class B positive half cycle 2N3904 (NPN) at peak output voltage

Part 2: Class B

Step ClassB 2.1: Find Rb1min, Rb1Max

To find the maximum value for Rb1, Rb2 we will need to calculate the maximum peak base current Ib. Use the minimum β ($\beta_{\min} = 100$) and maximum i_c peak to give worst case maximum base current.

$I_{loadMax} = (V_{out_{peak}} + 20\% V_{out_{peak}}) / R_{load}$ **This will include the 20% so we don't design for an edge.**

$I_{eMax} = I_{loadMax}$ all of I_e flows thru the load resistor R_{load}

$I_c = (\beta / (\beta + 1)) I_{eMax}$

$I_{cMax} = (\beta_{\min} / (\beta_{\min} + 1)) I_{eMax}$ use β_{\min} to maximize I_c .

$I_{bMax} = I_{cMax} / \beta_{\min}$ Minimum β will give maximum I_b

Step ClassB 2.2: Find r_{π} minimum

The **minimum value of r_{π}** is when I_c is maximum and β is minimum.

$v_t = 26mV$

$r_{\pi Min} = (\beta_{\min} * v_t) / I_{cMax}$ Smallest r_{π} is when I_c is maximum. Use β_{\min}

$r_{\pi} = (\beta * v_t) / I_c$ at the rated V_{out} not the minimum use β_{AC} from curves. Used for calculating frequency response, input and output impedance.

Step ClassB 2.3: Maximum voltage on the base.

$V_{b_{max}} = V_{out} + 20\%V_{out} + V_{be} = V_{outMax} + V_{be}$ **V_{out} is the peak value.**

Step ClassB2.4: Maximum value of Rb1.

We need to find the maximum value of Rb1 and Rb2 we must stay below that maximum to insure that there is enough current for the base drive when the output V_{out} is at maximum

The maximum value Rb1, Rb2 should not be exceeded when selecting a value for Rb1, Rb2.

$R_{b1_{max}} = (V_{cc} - V_{b_{max}}) / i_{b_{max}}$ Positive NPN BJT half.

Set $R_{b2_{max}} = R_{b1_{max}}$ **Both are set equal to keep bases balanced and centered between the power supplies.**

Step ClassB 2.5: Find value of Rb1, and Rb2 based on your chosen value of Rin.

When $V_{in} = 0$ both of the BJTs are off i.e. high impedance looking into base we see **$R_{in2} = R_{b1} \parallel R_{b2}$** . $R_{in} = R_i + R_{b1} \parallel R_{b2}$

$R_{in2} = R_{b1} \parallel R_{b2}$ when **$V_{in} = 0$** will not yield the correct value of **R_{b1} , R_{b2}** because the BJT is off in high impedance state.

We will Calculate **R_{inW}** requested where the NPN is on, **V_{out} is maximum positive so we can ignore PNP transistor.**

We are looking for the case where $V_{in} = \text{maximum}$ when $V_{out} = \text{maximum}$ and $R_{in} = \text{requested}$

Consider only positive half cycle NPN on and PNP off.

Calculate from your chosen R_{inW}

From R_{inW} requested solve for R_{in2W} requested to meet input requirement.

$$R_{in2W} = R_{inW} - R_i \text{ requested } R_{in2}$$

Step ClassB 2.6: Resistance looking into the base of the transistor

r_{π} is from step: **ClassB 2.1**

$$R_{baseMin} = r_{\pi Min} + (R_{load} \parallel r_o)(\beta_{min} + 1).$$

R_{base} at the V_{out} required

$R_{base} = r_{\pi} + (R_{load} \parallel r_o)(\beta + 1)$. Resistance looking into the base of the transistor at the V_{out} requirement.

Remember $R_b = R_{b1} \parallel R_{b2}$ and since $R_{b1} = R_{b2}$ therefore $R_{b1} = R_{b2} = R_b * 2$.

Now solve for R_b required to meet R_{in} . **Use beta AC not the $\beta_{min} = 100$**

$R_{in2W} = R_{inW} - R_i$ The required resistance a base of the transistor.

$$R_{in2W} = R_b \parallel R_{base}$$

Rearrange to solve for R_b .

Therefor **$R_b = 1/(1/R_{in2W} - 1/R_{base})$** . The R_b required to meet R_{inW} requested.

Now solve for R_{b1} and R_{b2}

Because $R_b = R_{b1} \parallel R_{b2}$ and $R_{b1} = R_{b2}$

Therefore $R_{b1} = R_{b2} = 2 * R_b$

Check to see if R_{b1} , R_{b2} are below the maximum values for R_{b1} , R_{b2} .

Is $R_{b1} < R_{b1Max}$ from **Step ClassB2.4: Maximum value of R_{b1} .**

Check R_{in} versus R_{inW} The calculated versus the requested value.

$R_{in2} = (R_{b1} || R_{b2}) || (r_{\pi} + (R_{load} || r_o)(\beta + 1))$.

$R_{in} = R_{in2} + R_i$ calculated value.

Part 3 Find R_{in} , R_{out}

Step ClassB 3.1:

Use β_{ac} not $\beta_{min} = 100$ from curves to calculate R_{in} , R_{out} AC values

Calculations are at the V_{out} peak values i.e. one transistor on

Step ClassB 3.2: Calculate R_{in} .

Use the r_{π} not $r_{\pi Min}$ from Step ClassB 2.1:

$R_{in2} = (R_{b1} || R_{b2}) || (r_{\pi} + (R_{load} || r_o)(\beta + 1))$

$R_{in} = R_i + R_{in2}$ calculated R_{in}

Step ClassB3.3: Calculate R_{out} . Consider only positive half cycle NPN on and PNP off.

$R_{out} = (r_o || ((r_{\pi} + (R_{b1} || R_{b2} || (R_i + R_{gen})))))) / (\beta + 1)$ Looking into the transistor emitter.

Part 4: Voltage Gain A_v , Current gain A_i

Step ClassB 4.1: A_v Voltage gain

$V_{in2} = V_{out} + V_{be}$ from V_{out} required.

R_{in2} from **Step ClassB 2.6:**

$i_{in} = V_{in2} / R_{in2}$

$V_{be} = 0.7V$

$V_{out} = 0$ if $V_{in2} < \pm 0.7V$

$V_{out} = V_{in2} - 0.7V$ if $V_{in} > 0.7v$ case of positive V_{out} required.

$V_{out} = V_{in2} + 0.7V$ if $V_{in} < -0.7v$

$V_{ri} = i_{in} * R_i$ voltage drop across R_i .

$$V_{in} = V_{in2} + V_{ri}$$

The A_v at maximum V_{out} AC signal is $A_v = V_{out} / V_{in} = (V_{in} - I_{in} * R_i - V_{be}) / V_{in}$

$$V_{in2} = V_{in} - I_{in} * R_i$$

$$A_v = V_{out} / V_{in} = (V_{in} - I_{in} * R_i - V_{be}) / V_{in}$$

Therefore calculate at maximum V_{out}

Step ClassB 4.3: V_{genOC} the open circuit Vltage set on the signal source Class B

$$V_{in} = V_{in2} + V_{ri} \quad \text{AC signal}$$

$V_{genOC} = V_{in} + I_{in} * R_{gen}$ The Open circuit voltage set on the signal source.

Step ClassB 4.4: A_i current gain

$$A_i = I_{load} / I_{in} = (V_{out} / R_{load}) / (V_{in} / R_{in}) = A_v (R_{in} / R_{load})$$

Step ClassB 4.5: G , and G_{dB} power gain

$$G = A_v * A_i$$

$$G_{dB} = 10 \log(G)$$

Part 5: Frequency response.

We do not need to the Bandwidth shrinkage factor because we have only 1 break point for each F_L , and F_H .

Step ClassB 5.1: Calculate low frequency cutoff.

$$F_L = 1 / (2\pi C_{in} (R_{in2} + R_i + R_{gen}))$$

$$C_{in} = 1 / (2\pi F_L (R \text{ seen by } C_{in})).$$

Step ClassB 5.2: Calculate High frequency cutoff.

$$F_H = 1 / (2\pi C_{hi} (R_{in2} || (R_i + R_{gen})))$$

$$C_{hi} = 1 / (2\pi F_H (R \text{ seen by } C_{hi})).$$

This section is the design of the Class AB push pull amplifier.

Section 2:

Class AB push pull stage.

Part 1 ClassAB: Introduction

The class AB amplifier operates as a class A amplifier when the load current is less than the designed quiescent current. In class A operation both the NPN and the PNP BJT are on at $V_{in} = 0V$ $V_{out} = 0v$ so $I_{load} = 0$ therefore all of the bias current (quiescent) flows thru both transistors. The 3 diodes act as constant voltage sources along with the 2 R_{b1} , R_{b2} resistors to supply a voltage on the 2 bases of both transistors to turn the both on. If we did not have the emitter resistors R_{e1} , and R_{e2} to control the current flow the transistors would over heat. When calculating the loop current for the bias the value of the emitter resistors will set the bias current.

When the input voltage raises and the load current exceeds the quiescent current, the PNP transistor will be off. The power amplifier will be operating as a class B amp and all of the output current flow is from the NPN transistor. When V_{in} is negative the reverse will be true with NPN off and the PNP sinking all of load current.

The class AB **requires** R_{b1} and R_{b2} so the push pull stage will be bias properly.

$V_{cc} = -V_{ee}$ **Need both supplies equal but opposite with a center ground.**


$V_{in} = V_{in2} + I_{in} * R_i$.

The input signal voltage calculated from V_{out} and overall Voltage gain A_v


$V_{in} = V_{out} / A_v$

A_v at V_{out} max = V_{out} / V_{in}

We design the positive half cycle (NPN) and copy to the negative half.



Class AB push pull stage



Bias current (quiescent current) diagram

Part 2 ClassAB: solve bias current a $V_{in} = 0v$

Step ClassAB 2.1: write loop equations to solve for bias current.

Write the loop equation around the loop to solve for Re1 and, Re2.

Given: I_C = Design bias I_C value when $V_{in} = 0V$ this is the quiescent current the amplifier in class A range

$I_E = I_C (\beta_{min} + 1) / \beta_{Min}$ **Find I_E from the given collect current I_C .**

Loop equation $0 = -V_d - V_d - V_d + V_{be1} + I_e R_{e1} + I_e R_{e2} + V_{be2}$

Solve for $R_{e1} + R_{e2}$ set $R_{e1} = R_{e2}$.

$R_{b1Max} = (V_{cc} - V_{bMax}) / i_{bMax}$ R_{b2Max} , R_{b1Max} set equal to each other.

With class AB R_{b1} , R_{b2} cannot exceed R_{b1Max} , and R_{b2Max} because there must be enough current to keep the diodes D1, D2, and D3 forward biased so they will act as stable voltage sources. The current I_{rb1} thru R_{b1} must be larger than I_{BMax}

Step ClassAB 3.2: Minimum r_{π}

The minimum value of R_{π} is when I_c is maximum and β is minimum.

$v_t = 26mV$

$R_{\pi_{min}} = (\beta_{min} * v_t) / I_{cMax}$

$R_{\pi} = (\beta * v_t) / I_{cQ}$ for $I_{cQ} = 10ma$ depends on design requirements of I_{cQ}

Step ClassAB 3.3: Calculate from requested R_{in} the value of R_{b1} , and R_{b2}

Now for the **value of R_{b1}** we must consider the input impedance requirement.

Where $R_{in} = R_i + R_{in2}$

We are looking for the case where $V_{in} = \max$, $V_{out} = \max$, and $R_{in} = \text{requested } R_{in}$

Consider only positive half cycle NPN on, and PNP off.

$R_b = R_{b1} || R_{b2}$ **The value of R_{b1} , and R_{b2} needed to meet the requested R_{in}**

Remember $R_b = R_{b1} || R_{b2}$ and $R_{b1} = R_{b2}$ therefore $R_{b1} = R_{b2} = R_b * 2$.

$R_{baseMin} = r_{\pi_{Min}} + (r_o || (R_{load} + R_{e1})) * (\beta_{Min} + 1)$ $\beta_{min} = 100$ *worse case*

$R_{base} = r_{\pi} + (r_o || (R_{load} + R_{e1})) * (\beta + 1)$

Now solve for R_b required to meet R_{in} .

$R_{in2} = R_b || R_{base}$

Step ClassAB 3.4: The R_b to meet the requested R_{inW}

Where $R_{inW} = R_i + R_{in2W}$

$R_{in2W} = R_{inW} - R_i$ **R_{in2} requested**

$R_{in2W} = R_{bW} || R_{base}$

Therefore, solve for R_{bW}

$R_{bW} = 1 / (1/R_{in2W} - 1/R_{base})$. The R_{bW} requested $R_b = R_{b1} || R_{b2}$.

$R_{b1} = R_{b2} = R_{bW} * 2$ Set values of R_{b1} , and R_{b2} from required R_{bW}

$R_{in2} = (R_{b1} || R_{b2}) || (R_{\pi} + (r_o || (R_{load} + R_{e1}))(\beta + 1))$

Step ClassAB 3.5: Calculate Rin. Check Rin use β_{ac} from curves

Use β from curves to calculate Rin, Rout, and Av

Check Rin required. And Rb1, Rb2 are < Rb1Max ,Rb1Max

$$R_{in2} = (R_{b1} \parallel R_{b2}) \parallel (r_{\pi} + (r_o \parallel (R_{load} + R_{e1}))(\beta_{ac} + 1))$$

$$R_{in} = R_i + R_{in2}$$

Step ClassAB 3.6: Calculate Rout. ClassAB

Consider only positive half cycle NPN on, and PNP off. Calculate at Vout maximum.

$$BJT_{emitter} = (r_o \parallel ((r_{\pi} + R_{b1} \parallel R_{b2} \parallel (R_i + R_{gen})))) / (\beta + 1) \text{ *Looking into the emitter*}$$

$$R_{out} = R_{e1} + BJT_{emitter}$$

Part 4 Class AB: Voltage gain Av, Ai current gain

Step ClassAB 4.1: Voltage gain Av

$$V_{in} = V_{in2} (R_i + R_{in2}) / R_{in2} \quad \text{Input signal voltage divider from input to base.}$$

$$V_{out} = v_e (R_{load} / (R_e + R_{load})) \quad \text{Output voltage divider from emitter to Vout}$$

$$R_{loadE} = r_o \parallel (R_e + R_{load}) \quad \text{load seen by the emitter}$$

$$v_e = i_b (\beta + 1) (r_o \parallel (R_e + R_{load})) = i_e R_{loadE} \quad v_e = \text{AC output signal at the emitter use } \beta_{AC}$$

$$V_{out} = v_e (R_{load} / (R_e + R_{load})) = i_b (\beta + 1) (R_{loadE}) * (R_{load} / (R_e + R_{load}))$$

$$V_{in2} = i_b R_{\pi} + i_b (\beta + 1) (r_o \parallel (R_e + R_{load})) = i_b R_{\pi} + i_b (\beta + 1) (R_{loadE})$$

use this equation to solve for Av2 the voltage gain from the Base to the output across Rload

$$Av2 = V_{out} / V_{in2} = (\beta + 1) (R_{loadE}) * (R_{load} / (R_e + R_{load})) / (R_{\pi} + (\beta + 1) (R_{loadE}))$$

Substitute in Av2 to solve Av overall

$$Av = V_{out} / V_{in} = Av2 * ((R_{in2} / (R_i + R_{in2}))$$

Input Divider

Output Divider

Gain from base to emitter

$$Av = ((R_{in2} / (R_i + R_{in2})) * (R_{load} / (R_e + R_{load})) * ((\beta + 1) R_{loadE} / (R_{\pi} + (\beta + 1) (R_{loadE})))$$

Step ClassAB 4.2: Generator Open circuit voltage ClassAB

$$V_{in} = V_{in2} + I_{in} * R_i \quad \text{AC signal}$$

$$V_{genOC} = V_{in} + I_{in} * R_{gen} \quad \text{The Open circuit voltage set on the signal source.}$$

Step ClassAB 4.3: Current Gain A_i ClassAB

$$V_{in2} = V_{out} / A_{v2} \quad \text{voltage gain at base.}$$

$$I_{in} = V_{in2} / R_{in2}$$

$$A_i = I_{load} / I_{in} = (V_{out} / R_{load}) / (V_{in} / R_{in}) = A_v (R_{in} / R_{load})$$

Step ClassAB 4.4: Power Gain G P_{out} / P_{in} and Power gain in dB G_{dB}

$$G = P_{out} / P_{in} = (V_{out} * I_{load}) / (V_{in} * I_{in}) = A_v * A_i$$

$$G_{dB} = 10 \log(G)$$

Part 5: Class AB frequency response.

We do not need to the Bandwidth shrinkage factor because we have only 1 break point for each F_L , and F_H .

Step ClassAB 5.1: Calculate low frequency cutoff. Do not need to use band shrinkage factor because only one capacitor.

$$F_L = 1 / (2\pi C_{in} (R_{in2} + R_i + R_{gen})) \quad \text{at } V_{out} \text{ max.}$$

$$C_{in} = 1 / (2\pi F_L (R \text{ seen by } C_{in})).$$

Step ClassAB 5.2: Calculate High frequency cutoff. Do not need to use band shrinkage factor because only one capacitor break point.

$$F_H = 1 / (2\pi C_{hi} (R_{in2} || (R_i + R_{gen}))) \quad \text{at } V_{out} \text{ max.}$$

$$C_{hi} = 1 / (2\pi F_H (R \text{ seen by } C_{hi})).$$