


Common Drain (CD) Design

Designing procedure of common drain MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements. It leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.



For common drain configuration, the circuit diagram in CD Fig.1. The small signal equivalent model in CD Fig.3.

For this configuration, same steps are involved for the calculation of R_{g1} , R_{g2} and R_s with few minor changes. Note that R_d is absent in this case and we have added an isolation resistor R_{iso} because of the capacitive loading of C_{hi2} .

CD Part 1: Measure the device parameters

We need to estimate a Q-point to find an estimate for $V_{ds(sat)}$, r_o and g_m .

For the design of the amplifier, the 3 parameter values required are r_o and g_m . Derived from the transistor characteristics curve shown in CD Fig.2, one can set an approximate Q-point (V_{DS} and I_D) in the active region and measure r_o and g_m . We will solve for V_{DS} and estimate I_D .

Step CD 1.1: Estimate the I_D collector current Q-point

For an estimated I_D Q-point use $I_D \approx 2.7 \cdot I_{load}$ this is not the solution to your design Q-point. We can use an estimated I_D because r_o and g_m will not vary much with small changes in Q-point.

Step CD 1.2: The saturated V_{DS} voltage V_{DS-sat} : From the curves CD Fig. 2 estimate V_{DS} (sat) the point where the curve begins to flattens out ≈ 1.0 Vdc

Step CD 1.3: Calculate the midpoint V_S and V_{DS} : **Step CD 2.1**

We will start with $V_S(\max)$ and $V_S(\min)$.

$V_{outSource} = V_{out} + I_{Load} * R_{iso}$ AC signal V_{out} at the source terminal.

$V_S(\max) = V_{dd} - V_{DSsat} - (V_{outSource} + 20\%V_{outSource})$

$V_S(\min) = V_{ss} + V_{outSource} + 20\% V_{outSource}$

$V_S = (V_S(\max) + V_S(\min)) / 2$ Midpoint V_S Q-point

$V_{DS} = V_D - V_S$

Step CD 1.4: Find r_o , g_m , and V_{gs} .

Plot the estimated Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

$r_o = \Delta V_{DS} / \Delta I_D$ the slope of a line thru the estimated Q-point

$g_m = \Delta I_D / \Delta V_{GS}$ measured around the estimated Q-point this is the gain of the transistor.

V_{gs} = the V_{gs} cure closet to your estimated Q-point

CD Part 2: Find the Q-point start here if given V_{ds} , I_d , $V_{ds}(\text{sat})$, r_o , and g_m .

CD Step 2.1: Derive V_S Q- point

We will start with $V_S(\max)$ and $V_S(\min)$.


$V_{outSource} = V_{out} + I_{Load} * R_{iso}$ V_{out} at the source

$V_S(\max) = V_{dd} - V_{DSsat} - (V_{outSource} + 20\%V_{outSource})$

$V_S(\min) = V_{ss} + V_{outSource} + 20\% V_{outSource}$


$V_S = (V_S(\max) + V_S(\min)) / 2$ Midpoint V_S Q-point

$V_{DS} = V_D - V_S$




CD Figure 1: MOSFET Common Drain CD configuration

TEKTRONIX 571 Curve Tracer



CD Figure 2: CD MOSFET curve.



CD Figure 3: Small signal equivalent model for common drain model

CD Part 3: Determine bias resistors

CD Step 3.1: Now find the value of R_s and I_s

We need a higher $V_{outSource}$ than V_{out} because of voltage divider R_{iso} , R_{load} .

$$V_{outSource} = V_{out} * (R_{load} + R_{iso}) / R_{load} = V_{out} + I_{load} * R_{iso}$$

The DC equation: $V_{RS} = (V_S - V_{SS}) = R_s I_s$ Voltage across R_s

The AC equation: $V_{outSource} = i_s (R_s \parallel r_o \parallel (R_{load} + R_{iso}))$

Combined equation: $V_{outSource} = V_{RS} (r_o \parallel (R_{load} + R_{iso})) / (R_s + (r_o \parallel (R_{load} + R_{iso})))$

$$R_s = \frac{V_{RS}}{V_{outSource} + 20\%V_{outSource}} (r_o \parallel (R_{load} + R_{iso})) - (r_o \parallel (R_{load} + R_{iso})) \quad \text{Rearrange combined equation}$$

Calculate I_s

$$I_s = I_D = V_{RS} / R_s = (V_S - V_{SS}) / R_s$$

Check the power ($I_s^2 R_s$) in the R_s if it is greater than **250mW** to use two source resistors to equal your design value (R_s) either in series or parallel.

CD Step 3.2: Calculate R_{g1} , R_{g2} . Set R_{in} to desired value

$$V_G = V_S + V_{SG}$$

$$R_{in\ desired} = R_{inW}$$

$$R_{in2W} = R_{inW} - R_i$$

$$R_{g1} = (V_{DD} - V_{SS}) / (V_G - V_{SS}) R_{in2W}$$

$$R_{g2} = R_{g1} (V_G - V_{SS}) / (V_{DD} - V_G)$$

Check R_{in} meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

CD Part 4: Calculate R_{in} , R_{out} , A_v , and A_i

CD Step 4.1: Input Impedance:

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_{in2} + R_i$$

CD Step 4.2: Output Impedance

$$R_{out} = (R_s \parallel r_o \parallel (1/g_m)) + R_{iso}$$

CD Step 4.3: Calculation of A_v Voltage Gain

Referring to CD Fig.3, let us find $\frac{v_{out}}{v_{in}}$ which would be a key step in calculating A_v .

$$R_{in} = R_i + R_{in2}$$

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{out} = (R_s \parallel r_o \parallel (1/g_m)) + R_{iso} \quad \text{Looking into the CD amp output.}$$

$$V_{outSource} = g_m V_{sg} (R_s \parallel r_o \parallel (R_{load} + R_{iso})) \quad \text{Voltage across } R_{load} + R_{iso}.$$

$$V_{out} = V_{outSource} * (R_{load} / (R_{load} + R_{iso})) \quad \text{Voltage divider to } V_{out} \text{ from } V_{outSource}.$$

$$\text{Voltage at the function generator} \quad V_{in} = V_{in2} (R_{in} / R_{in2})$$

$$\text{Voltage at the Gate} \quad V_{in2} = V_{gs} + V_{outSource} \quad \text{AC equation.}$$

$$V_{in2} = V_{gs} + g_m V_{gs} (R_s \parallel r_o \parallel (R_{load} + R_{iso})) = V_{gs} (1 + g_m(R_s \parallel r_o \parallel (R_{load} + R_{iso})))$$

$$A_{v3} = V_{outSource} / V_{in2} = g_m (R_s \parallel r_o \parallel (R_{load} + R_{iso})) / (1 + g_m(R_s \parallel r_o \parallel (R_{load} + R_{iso})))$$

$$A_v = V_{out} / V_{in} = (R_{in2} / R_{in}) * (R_{load} / (R_{load} + R_{iso})) * A_{v3}$$

Thus, the voltage gain should be close to 1. Hence, the output follows the input. So, the Common Drain configuration also known as Source follower.

CD Step 4.4: Current Gain

$$A_i = \frac{I_{load}}{I_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

CD Step 4.5: Power gain

$$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_v * A_i$$

$$\text{In decibels } G_{dB} = 10 \log (A_v * A_i)$$

CD Step 4.6: Vin and Voc of Vgen

Input signal level needed to produce the required output voltage.

$$V_{in} = V_{out} / A_v$$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the $R_{gen} = 50\Omega$

$$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$$

Use this value in LTspice and the laboratory Function generator

CD Part 5: Frequency response.

The capacitor values can be calculated as before, the only difference being $n = 2$ for low pass calculations since we are using two capacitors instead of 3.

With the Q-point set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select C_{in} , and C_{out} which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it f_L . Two capacitors will introduce 2 zeros in the transfer function of the system. Because we will set 2 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{\text{shrinkage}} = \sqrt{2^{\frac{1}{n}} - 1} \quad n = 2$$

Where n is the number of zeros for low frequency breakpoints at same frequency.

Setting 2 frequencies equal, we get,

$$f_{C_{in}} = f_{C_{out}} = f_L \sqrt{2^{1/2} - 1} = FL * BW_{\text{shrinkage}}$$

Find the C for each breakpoint $f_{C_{in}}$, and $f_{C_{out}}$, where $n = 2$.

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint f_C

R is the Thevenin equivalent resistance seen by the capacitor.

The following table enlists the particular expressions.

Rsig	Rgen+Ri
C _{in}	Rsig + Rin2
C _{out}	R _{Load} + Rout
C _{hi}	Rsig Rin2
Chi2	Rout Rload

CD Table 1: Resistance Seen By Capacitors

Chi, and Chi2 on the contrary, sets the high cut-off frequency f_H which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with $n = 2$. We need only to find a two poles at $F_n / \text{bandshrinkage} = f_{chi} = f_{ch2}$ to set the high frequency cutoff.

$$\text{Set } F_{chi} = F_{chi2} = F_h / \sqrt{2^{1/2} - 1} = FH / BW_{\text{shrinkage}}$$

$$R_{in2} = R_{g1} || R_{g2}$$

$$R \text{ seen by } C_{hi} \quad R_{chi} = (R_{gen} + R_i) || R_{in2}$$

$$C_{hi} = \frac{1}{2\pi f_{chi} (R \text{ seen by } C_{hi})}$$

R seen by C_{hi2} $R_{Chi2} = R_{out} || R_{load}$

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$