


Design tools for Two stage DC coupled CS – CC amplifier

Richard Cooper October 27 2016

The Two-stage amplifier will combine two amplifiers that we have already designed with some changes. We will start with the output requirement as before with the Common Collector CC as the output stage. The Common Source CS will be the input stage. the CC stage and the Input and output voltage dividers all have a voltage gain of less than one. Therefore the CS stage must provide the gain we need and overcome the other stage low gain.

The Q-point for the CC will about the same as before. The base bias resistors R_{b1} , and R_{b2} will not be use because the Common Source MOSFET CS stage drain voltage will be the voltage biasing to the base of the BJT CC. Design the CC stage for maximum output voltage swing. Set the voltage across R_s on the CS stage MOSFET source to 2V.



CS-CC figure 1: Two stage amplifier

$C_{byp} = 0.1\mu F, 0.047\mu F, \text{ or } 0.01\mu F$


Common Collector CC Amplifier Design

Designing procedure of common collector BJT amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. If the specification regarding the Q-point is not given in the design requirements; it leaves the designer enough freedom to choose the operating point as necessary for the application. However, remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

For common collector configuration, the circuit diagram is shown in CS_CCFig.1. The small signal equivalent model is provided in CC Fig.3.

For this configuration, same steps are involved for the calculation of R_E with few minor changes.

TEKTRONIX 571 Curve Tracer



CC Figure 2: CC BJT curve.

CC Part 1: Measure the device parameters from the V-I curve

Step CC1.1: We need to estimate a Q-point to find an estimate for V_{CEsat} , r_o and β .

For the design of the amplifier, the 3 parameter values required are V_{CEsat} , r_o and β . Derived from the transistor characteristics curve shown in CC Fig.2, one can set an approximate Q-point (V_{CE} and I_C) in the active region and measure r_o and β . We will solve for V_{CE} and estimate I_C .

Solve for V_{CE} see below.

For an estimated I_C Q-point use $I_C \approx 2.6 * I_{load}$ this is not the solution to your design Q-point. We can use an estimated I_C because r_o and β will not very much with small changes in Q-point.

$r_o = \Delta V_{CE} / \Delta I_C$ the slope of a line thru the estimated Q-point.

$\beta = \Delta I_C / \Delta V_{CE}$ measured around the estimated Q-point.

Plot the estimated Q-point (V_{CE} , I_C) on the BJT characteristics curve.

From the curves CC Fig. 2 estimate V_{CEsat} the point where the curve begins to flattens out
 $V_{CEsat} \approx 0.2 V_{dc}$

CC Part 2: Find the Q-point

Use these values for the transistors: BJT, and MOSFET

For the BJT 2N3904 Use $r_{oCC} = 18 \text{ k}\Omega$, $\beta = 165$, $V_{ceSat} = 0.2V_{dc}$

For the MOSFET 2N7000 use $V_{GS} = 2.1V_{dc}$, Use $r_{oCS} = 8\text{k}\Omega$ from your CS amp lab, $V_{dsSat} = 1.0V_{dc}$ and $g_m = 0.007$

Step CC2.1: Derive VRe Q- point

We have 2 choices how to set the VRe q-point voltage.

Use a give Vre = 5Vdc

- 1, Set the VRe to the midpoint between the V_{EMax} and the V_{EMin} . **Step CC2.1.1:**
2. Set the VRe to a preferred voltage tween the maximum and minimum. **Step CC2.1.2:**

Step CC2.1.1: Set VRe to the midpoint

$$I_{load} = V_{out} / R_{load}$$

Output signal at the emitter V_{outE} .

$V_{outE} = V_{out} + I_{load} * R_{iso}$ the AC signal voltage at the emitter of the BJT.

Note: The AC signal at the emitter must be higher than the output voltage Vout because of the voltage drop across Riso

$$V_{CEsat} = 0.2V$$

$$V_{ReMax} = V_{CC} - V_{CEsat} - (V_{outE} + 20\%V_{outE})$$

$$V_{ReMin} = V_{EE} + V_{outE} + 20\%V_{outE}$$

$$V_{Re} = (V_{ReMax} + V_{ReMin}) / 2 \quad \text{Mid-point } V_{Re} \text{ Q-point}$$

Step CC2.1.2: Choose or given the VRe voltage the voltage across Re

$$I_{load} = V_{out} / R_{load}$$

Output signal at the emitter VoutE.

VoutE = Vout + Iload *Riso the AC signal voltage at the emitter of the BJT.

Note: The AC signal at the emitter must be higher than the output voltage Vout because of the voltage drop across Riso

$$V_{CEsat} = 0.2V$$

$$V_{ReMax} = V_{CC} - V_{CEsat} - (V_{outE} + 20\%V_{outE})$$

$$V_{ReMin} = V_{EE} + V_{outE} + 20\%V_{outE}$$

Check to make sure the chosen or given VRe is between VReMax and VReMin.

Step CC2.2: Find the values of Re, I_E, and I_C

VoutE = Vout + Iload *Riso

The DC equation: $V_{Re} = R_E I_E$

The AC equation: $V_{outE} = i_e (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{Load}))$

Substituting VRe for $i_e * R_E$, and the parallel calculation of the product over the sum

Combined equation: $V_{outE} = V_{Re} (r_{oCC} \parallel (R_{iso} + R_{Load})) / (R_E + (r_{oCC} \parallel (R_{iso} + R_{Load})))$

Rearrange combined equation

$$R_E = \frac{V_{Re}}{V_{outE} + 20\%V_{outE}} (r_{oCC} \parallel (R_{iso} + R_L)) - r_{CC} \parallel (R_{iso} + R_L)$$

Calculate I_E

$$I_E = V_{Re} / R_E$$

Calculate I_C

$$I_C = I_E (\beta / (\beta + 1)) \text{ use } \beta \text{ from data sheet } \beta = \text{ from curves or given}$$


CC Part 3: Find V_b , and V_d

Step CC3.1: Calculate V_B and V_D

$V_b = V_{Re} + V_{be}$ Q - point values

V_b will be used as the V_D Q-point voltage for the CS stage

$V_d = V_b$ from the CC stage



CC Figure 3: Small signal equivalent model for common collector model

CC Part 4: Calculate R_{inCC} , and R_{out}

Step CC4.1: Input Impedance of CC

Use β from data sheet $\beta =$ from curves or given.

$$R_{\pi} = \beta v_t / I_c$$

$$R_{base} = R_{\pi} + (\beta + 1) ((r_{oCC} \parallel R_E \parallel (R_{iso} + R_{load}))) \text{ Impedance looking into CC BJT base.}$$

$$R_{inCC} = R_{base}$$

$R_{loadCS} = R_{inCC}$ The load on the CS stage will be the input impedance of CC stage

Step CC4.2: CC output Impedance R_{outCC} : Calculate in CS-CC section **Step CS-CC1.2:**

Step CC4.3: Calculation of A_{vCC} Voltage Gain

Derive A_{vCC}

$V_{outE} = i_b (\beta + 1) (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load}))$ AC signal voltage at the emitter.

$V_{out} = V_{outE} * (R_{load} / (R_{load} + R_{iso}))$ this is voltage divider of R_{iso} and R_{load}

AC signal voltage at input to CC stage $V_{inCC} = V_{outCS}$

$V_{inCC} = R_{\pi} i_b + i_b (\beta + 1) (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load}))$ Voltage drop from i_b into the base.

$V_{inCC} = i_b (R_{\pi} + (\beta + 1) (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load})))$ AC signal voltage at input to the CC stage.

$A_{vCCe} = V_{outE} / V_{inCC} = (\beta + 1) i_b (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load})) / i_b (R_{\pi} + (\beta + 1) (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load})))$

Canceling out i_b

Voltage gain of CC base to emitter

$A_{vCCe} = (\beta + 1) (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load})) / (R_{\pi} + (\beta + 1) (R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load})))$

Gain with added **output voltage divider**.

Over all A_v of CC stage

$A_{vCC} = (A_{vCCe}) (R_{load} / (R_{load} + R_{iso}))$ Gain from base to load resistor

Thus, the voltage gain should be close to 1. Hence, the output follows the input. So, the Common collector configuration is also known as Emitter follower.

Step CC4.4: Calculation A_i Current Gain

$A_{iCC} = A_{vCC} (R_{inCC} / R_{load})$

Step CC4.5: Find AC VinCC

AC signal VinCC needed produce the Vout

VinCC = Vout / AvCC AC signal voltage Vout is the peak output voltage required.

Step CC4.6: Calculate the Minimum and Maximum Vd

Need Check that Vb is between VdMax and VdMin

Chose voltage across Rs (V_{RS}) between 2.0Vdc and 3.0Vdc. The Q-point Vs = Vneg + V_{RS}

We will add 20% to VinCC so the design is not on the edge of the solution.

VinCC is the output voltage from CS stage required to drive the CC

$$V_{D(max)} = V_{pos} - (VinCC + 20\%VinCC)$$

$$V_{D(min)} = V_S + V_{DS sat} + (VinCC + 20\%VinCC)$$

Check $V_{D(min)} < V_B < V_{D(max)}$ DC voltage Bias point.


If V_B is not within CS V_D range, we will need to adjust the CC Q-point.

Common source (CS)

Designing procedure of common source MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

Common Source with Source Resistance R_{sf}, R_{sb} Configuration

In this configuration, R_S is partially bypassed. The circuit diagram with necessary variables is provided in CS-CC figure 1. $R_S = R_{sf} + R_{sb}$



CS Figure 2: MOSFET characteristics, Example not your Q-point

CS Part 1: Measure the device parameters

For the design of the amplifier, the 4 parameter values required are V_{dsat} , V_{GS} , r_o and g_m . Derived from the transistor characteristics curve shown in CS Fig.2, one can set an approximate Q-point (V_{DS} and I_D) in the active region and measure r_o and g_m . We will solve for V_{DS} and estimate I_D .

Solve for V_{DS} see below.

RinCC is the load seen by the CS amplifier. Where **VinCC** is the AC signal required by the CC stage to produce the required Vout.

$$V_{inCC} = V_{out} / A_{vCC}$$

$$I_{loadCS} = V_{inCC} / R_{inCC} = (V_{out} / A_{vCC}) / R_{inCC}$$

Step CS1.2: Choose I_D estimate.

For an approximate I_D Q-point use $I_D \approx 3.0 * I_{load}$ peak this is not the solution to your design I_S Q-point. We can use an approximate I_D because r_o and g_m will not change very much with small changes in Q-point.

$r_o = \Delta V_{DS} / \Delta I_D$ the slope of a line thru Q-point use **roCS = 8k** to match LTspice

$g_m = \Delta I_D / \Delta V_{GS}$ measured around Q-point use **gm = 0.007** to match LTspice

Plot the estimated Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves estimate V_{DSSat} the point where the curve begins to flattens out (beyond the triode region) **$V_{dsat} \approx 1$ Vdc and $V_{GS} \approx 2.0$ Vdc**

CS Part 2: Determine the Q-point.

Use these values for the transistors: BJT, and MOSFET

For the BJT 2N3904 Use **roCC = 18 K Ω , $\beta = 165$, $V_{ceSat} = 0.2$ Vdc**

For the MOSFET 2N7000 use **$V_{GS} = 2.1$ Vdc, Use roCS = 8k Ω from your CS amp lab, $V_{dsSat} = 1.0$ Vdc and gm = 0.007**

Start with your MOSFET and selecting 4 resistors.

Step CS2.1: Choose VRs Voltage across Rs

Set $V_{RS} =$ between 2V to 3V the voltage across Rs.

If **given a value** use it for VRs

$$V_s = V_{ss} + V_{RS}$$

Step CS2.2: Check the range of Vd.

Check range of V_D selection will be able supply the required base voltage for the CC amp.

We will add 20% to V_{inCC} so the design is not on the edge of the solution.

Where V_{inCC} is the AC signal required by the CC stage to produce the required Vout.

$$V_{dMax} = V_{dd} - (V_{inCC} + 20\%V_{inCC})$$

$$V_{dMin} = V_{RS} + V_{ss} + V_{dsSat} + (V_{inCC} + 20\%V_{inCC})$$

Check that the $V_d = V_b$ is between V_{dMax} and V_{dMin} .

$$V_{ds} = V_d - V_s \quad \text{Q-point } V_{ds}$$

Step CS2.3: Calculate R_d .

V_d and V_{outCS} from V_{inCC} (required input to CC) see above Step CC4.5:

$V_d = V_b$ Q-point V_d DC voltage

$V_{outCS} = V_{inCC}$ AC signal voltage

$R_{loadCS} = R_{inCC}$

I_{inCC} = the larger of I_b or V_{inCC} / R_{inCC}

$I_{loadCS} = I_{inCC}$ V_{inCC} is AC input signal voltage to CC, I_{inCC} is the Iload for CS

The DC equation: $V_{Rd} = V_{dd} - V_d = R_d * (I_d + I_{loadCS})$ Voltage across R_d

The AC equation: $V_{outCS} = (I_d + I_{loadCS}) * (R_d \parallel r_{oCS} \parallel R_{inCC})$

Substitute V_{Rd} for $R_d * (I_d + I_{loadCS})$

Combined equation: $V_{outCS} = V_{Rd} (r_{oCS} \parallel R_{loadCS}) / (R_d + (r_{oCS} \parallel R_{loadCS}))$

Rewriting to solve for R_d .

$$R_d = \frac{V_{Rd}}{V_{outCS} + 20\%V_{outCS}} (r_{oCS} \parallel R_{LoadCS}) - (r_{oCS} \parallel R_{LoadCS})$$

Step CS2.4: Calculate I_d .

$I_{Rd} = I_d + I_{loadCS} = (V_{dd} - V_d) / R_d = V_{rd}/R_d$

$I_d = I_{Rd} - I_{loadCS}$


Thus, Q-point is (V_{ds}, I_d) .

Step CS2.5: Find V_{GS} , and V_G

Plot the Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves, find V_{GS} . Use $V_{GS} = 2.1V_{dc}$

$V_G = V_S + V_{GS}$



CS Figure 3: Common Source Small Signal Equivalent Circuit

CS Part 3: Determine CS bias resistors.

Step CS3.1: Calculate total $R_s = R_{sf} + R_{sb}$.

$$I_s = I_D$$

$$\therefore R_s = \frac{V_s}{I_s}$$

Step CS3.2: Calculate R_{g1} , R_{g2} .

Set R_{in} to desired value

$$V_g = V_{ss} + (V_{gs} + V_{R_s}) \quad \text{DC bias point}$$

$$\mathbf{R_{in\ desired} = R_{inW}}$$

$$R_{in2W} = R_{inW} - R_i$$

$$R_{g1} = (V_{dd} - V_{ss}) / (V_g - V_{ss}) R_{in2W}$$

$$R_{g2} = (R_{g1} * V_g) / (V_{dd} - V_g)$$

Check R_{in} meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

CS Part 4: Voltage Gain of CS stage

If open Loop $R_{bs} = R_s$, $R_{sf} = 0$. Skip to **CS-CC Part 1**:

Step CS4.1: Solve for Voltage Gain of CS stage need to meet overall Av.

Voltage of **output voltage divider** from V_{outE} to V_{out} .

$$V_{out}/V_{outE} = Av_{OutputDivider} = R_{load} / (R_{iso} + R_{load}).$$

Voltage of **input voltage divider** from V_{in} to V_{in2} .

$$V_{in2}/V_{in} = Av_{InputDivider} = R_{in2} / (R_i + R_{in2}).$$

$$Av_{CCe} \text{ base to emitter} = (\beta + 1)(R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load})) / (R_{\pi} + (\beta + 1)(R_E \parallel r_{oCC} \parallel (R_{iso} + R_{load}))).$$

A_v overall voltage gain required.

A_{vCS2} the voltage gain of CS stage required to give us the overall voltage gain.

$$Av_{CS2} = A_v / (Av_{OutputDivider} * Av_{CCe} * Av_{InputDivider})$$

$$V_{outCS} = -g_m v_{gs}(R_d \parallel r_{oCS} \parallel R_{inCC})$$

$V_{in2} = v_{gs}$ This is not the DC Q-point voltage, $v_{gs} = AC$ input voltage signal on the gate if $R_{sf} = 0$.

$$V_{in2} = v_{gs} + (g_m v_{gs}) * R_{sf} = v_{gs} (1 + g_m R_{sf}) \quad \text{if } R_{sf} > 0.$$

Voltage gain at V_{in2} to V_{outCS} of CS stage, this is without the input voltage divider.

$$Av_{CS2} = V_{outCS} / V_{in2} = (-g_m (R_D \parallel (r_{oCS} + (R_{sf} \parallel 1/g_m)) \parallel R_{inCC})) / (1 + g_m R_{sf})$$

Step CS4.2: Solve for R_{sf} that set the required gain of the CS stage.

Set the R_{sf} so the gain of the CS stage meets the require gain.

The full equation can be simplifier Note: A_{vCS2} is negative.

$$R_{sf} = - (R_d \parallel R_{inCC} \parallel (r_{oCS} + (R_{sf} \parallel 1/g_m))) / Av_{CS2} - 1 / g_m$$

We do not have R_{sf} yet so we will approximate the term

$$r_{oCS} + (R_{sf} \parallel 1/g_m) \approx r_{oCS}$$


Yielding : Note: A_{vCS2} is the desired Voltage gain of CS amp from V_{in2} to V_{outCS}

$$R_{sf} = -((R_d \parallel R_{inCC} \parallel r_{oCS}) / A_{vCS2}) - 1/g_m$$

$$R_{sb} = R_s - R_{sf}$$

CS-CC Part 1: Calculating impedance and Gain

Refer to the small signal equivalent of the circuit you have just built in CS-CC Fig. 4. The capacitor values calculated in the next step. We can calculate the following:



CS-CC Figure 4: Two stage Small Signal Equivalent Circuit

Step CS-CC1.1: Input Impedance: CS-CC

CS stage

$$R_{in2CS} = R_g = R_{g1} \parallel R_{g2}$$

CC stage

$R_{baseCC} = R_{\pi CC} + (\beta + 1) ((r_{oCC} \parallel R_E \parallel (R_{load} + R_{iso})))$ Impedance looking into BJT base.

$$R_{inCC} = R_{baseCC}$$

CS-CC input impedance

$R_{in} = R_{in2CS} + R_i$ Input impedance of two stage amplifier.

Step CS-CC1.2: Output Impedance: CS-CC

Output Impedance of CC taking in the effect of the CS stage R_{outCC}

$R_{emitterBase}$ is the impedance looking in the BJT emitter to base.

$R_{outCS} = R_d \parallel r_{oCS}$ CS stage, R_s completely bypassed by C_s

$R_{emitterBase} = (R_{\pi CC} + R_{outCS}) / (\beta + 1)$ Look into the CC emitter, note we will see the R_{outCS} of the CS.

$R_{outCC} = R_{iso} + (R_E \parallel r_{oCC} \parallel R_{emitterBase})$ output impedance of the CC stage.

CS Stage

If $R_{sf} = 0$ open loop A_{vCS} then

$R_{outCS} = R_d \parallel r_{oCS}$ impedance looking CS stage

If R_{sf} is greater than zero then controlled A_{vCC} voltage gain.

$R_{outCS} = R_d \parallel (r_{oCS} + (R_{sf} \parallel (1/g_m)))$ impedance looking CS stage

CC stage

Referring to small signal model CC Fig.3, let us find V_{out} / V_{inCC} , which would be a key step in calculating A_v .

$R_{emitterBase} = (R_{\pi CC} + R_{outCS}) / (\beta + 1)$ Impedance looking into the emitter thru $R_{\pi CC}$.

$R_{outCCe} = R_e \parallel r_{oCC} \parallel R_{emitterBase}$ Output impedance at the emitted without R_{iso}

CS-CC Output impedance overall amplifier

$R_{outCC} = R_{iso} + (R_e \parallel r_{oCC} \parallel R_{emitterBase})$ Overall output impedance.

$R_{out} = R_{outCC}$ The output impedance of the two stage amplifier. Includes the calculations from both stages.

Step CS-CC1.3: Voltage Gain

$A_{vCS-CC} = V_{out} / V_{in}$ overall voltage gain

$A_{vOutputDivider} = R_{load} / (R_{iso} + R_{load})$

$A_{vInputDivider} = R_{in2} / (R_i + R_{in2})$

Voltage gain from V_{inCC} to V_{outE} **$A_{vCCe} = V_{outE} / V_{inCC}$.**

$A_{vCCe} = (\beta + 1)(R_e \parallel r_{oCC} \parallel ((R_{iso} + R_{load}) / (R_{\pi} + (\beta + 1)(R_e \parallel r_{oCC} \parallel (R_{iso} + R_{load}))))$.

Voltage gain CS from gate V_{in2} to output of CS **V_{outCS}**

$A_{vCS2} = V_{outCS} / V_{in2} = (-g_m(R_d \parallel R_{inCC} \parallel (r_{oCS} + (R_{sf} \parallel 1/g_m)))) / (1 + g_m R_{sf})$

Total amplifier voltage gain A_{vCS-CC}

$A_{vCS-CC} = V_{out}/V_{in} = A_{vInputDivider} * A_{vCS2} * A_{vCCe} * A_{vOutputDivider}$

Step CS-CC1.4: Current Gain

Total amplifier current gain A_{iCS-CC}

$A_{iCS-CC} = I_{load} / I_{in} = A_{iCS} * A_{iCC} = A_{vCS-CC} (R_{in} / R_{load})$

$A_{iCS-CC} = A_{vCS-CC} (R_{in} / R_{load})$

Step CS-CC 1.5: Power gain GdB

$$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_{vCS-CC} * A_{iCS-CC}$$

$$\text{In decibels } G_{dB} = 10 \log(G) = 10 \log(A_{vCS-CC} * A_{iCS-CC})$$

Step CS-CC 1.6: Calculate Vin and Voc of VgenOC

Input signal level need to produce the required output voltage.

$$V_{in} = V_{out} / A_{vCS-CC}$$

The open circuit voltage of the generator to produce the required output voltage.
Because of Voltage divider because the output impedance of the $R_{gen} = 50\Omega$

$$V_{genOC} = V_{in} (R_{gen} + R_{in}) / R_{in} \quad \text{Set this value in function generator.}$$

Use this value in LTspice and the laboratory Function generator

CSwRsf Step 4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.

$$V_{in} = V_{out} / A_{vCS-CC}$$

The open circuit voltage of the generator to produce the required output voltage.
Voltage divider at the input because the output impedance of the is $R_{gen} = 50\Omega$

$$V_{genOC} = V_{in} (R_{gen} + R_{in}) / R_{in} \quad \text{Set this value in function generator.}$$

Use this value in LTspice and the laboratory Function generator

Frequency response of Two Stage CS – CC amplifier

CS-CC Part 2: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output amplified waveform.

Step CS-CC2.1: Set low frequency cutoff break points

Select C_{inCS} , C_{outCC} and C_S which jointly would set the roll-off beyond the lower cut-off frequency. Set any low frequency cutoff (F_L) within the range as your lower cut-off frequency

range requirement. Three capacitors will introduce 3 poles in the transfer function of the system. Because we will set 3 pole at the same frequency we must use the Band Width Shrinkage factor.

$$\text{BWshrinkage} = \sqrt{2^{\frac{1}{n}} - 1}$$

Where n is the number of poles for low frequency breakpoints at same frequency.

$$f_L = \frac{f_{C_{in}} + f_{C_{out}} + f_{C_E}}{3\sqrt{2^{\frac{1}{3}} - 1}}$$

Setting 3 frequencies equal, we get, n= 3

$$F_{C_{in}} C_S = F_{C_{out}} C_C = F_{C_S} = F_L \sqrt{2^{1/3} - 1}$$

Find the C for each breakpoint $f_{C_{in}}$, $f_{C_{out}}$, and f_{C_S} where n = 3.

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint f_C

R is the Thevenin equivalent resistance seen by the capacitor.

$$R_{C_{in}} = R_i + R_{gen} + R_{in2} C_S$$

$$R_{C_S} = R_s \parallel (R_{sf} + (r_{oCS} + R_D \parallel R_{base} C_C)) \parallel (1 / g_m)$$

$$R_{C_{out}} = R_{out} + R_{load}$$

Step CS-CC2.2: Set high frequency cutoff break points

In this case because Ch_{iCS} , and Ch_{iCC} are set to the same break point. We must use the band shrinkage factor with n = 2. We need only to find a two zeros at $F_h / \text{bandshrinkage} = f_{chi} = f_{ch2}$ to set the high frequency cutoff.

$$\text{Set } F_{chiCS} = F_{chiCC} = F_h / \sqrt{2^{1/2} - 1}$$

ChiCS

$$R_{ChiCS} = (R_{gen} + R_i) \parallel (R_{g1} \parallel R_{g2}) \text{ impedance ChiCS sees.}$$

$$C_{hiCS} = \frac{1}{2\pi f_{ChICS} (R \text{ seen by } C_{hiCS})}$$

ChiCC

R seen by C_{hiCC}

Looking into the CC emitter, note we will see the Rout of the CS.

$R_{emitterBase} = (R_{\pi} + R_{outCS}) / (\beta + 1)$ $R_{emitterBase}$ is the resistance seen looking into the emitter towards the base.

$R_{outCC} = (R_E \parallel r_{oCC} \parallel R_{emitterBase}) + R_{iso}$ looking in to the CC stage.

$R_{ChiCC} = R_{outCC} \parallel R_{load}$

$$C_{hiCC} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hiCC})}$$

The following table enlists the particular expressions.

C_{in}	$R_{gen} + R_i + R_{in2CS}$
C_{out}	$R_{load} + R_{outCC}$
C_s	$R_{sb} \parallel (R_{sf} + (r_{oCS} + (R_D \parallel R_{inCC})) \parallel (1 / g_m))$
C_{hiCS}	$(R_{gen} + R_i) \parallel (R_{g1} \parallel R_{g2})$
C_{hiCC}	$R_{outCC} \parallel R_{load}$

CS - CC Table 1: Resistance Seen By Capacitors