


## ECE 3274 Common-Emitter Amplifier Project

### 1. Objective

The objective of this lab is to design and build the common-emitter amplifier with partial bypass of the emitter resistor to control the AC voltage gain  $A_v$ . We will use a single supply in the lab classroom if in person.



### 2. Components

Qty	Device
1	2N3904 BJT Transistor

### 3. Introduction

One of the most popular single-transistor BJT amplifier designs is the common emitter (CE) amplifier design. The CE amplifier is relatively simple to bias, delivers a high voltage gain, and is easy to understand. In this lab, you will design and build such an amplifier. The procedure for this lab is straightforward. First, you will design a controlled gain amplifier for your prelab assignment. This process will involve designing the 4-resistor bias circuit and tailoring the frequency response of the amplifier circuit to meet the requirements. **Hint:** design for the  $V_{out}$  peak voltage and input resistance  $R_{in}$ . Then you will build the amplifier in the lab and test it to see whether it meets the requirements.

You should refer to your lab lecture notes, your Electronics II Lecture notes, your textbook, the course website, and other reference material to determine how best to design your amplifier. This lab is intended as a design project and not as a step-by-step guide.

**Use [BJTAmpDesignCE](#) link.**

#### 4. Requirements

Your amplifier design must meet the following requirements.

Requirement	Specification
<b>Voltage Gain (Reb Bypassed)</b>	$ A_v  =$ Between 3V/V and 5V/V
<b>Low Frequency Cutoff (FL)</b>	Between 100 Hz and 300 Hz
<b>High Frequency Cutoff (FH)</b>	Between 75 kHz and 150 kHz
<b>Input Impedance</b>	Between 2K $\Omega$ and 5K $\Omega$
<b>Output Voltage</b>	2.0V <sub>P</sub>
<b>Load Resistance</b>	2.2 k $\Omega$
<b>Total Emitter Resistance</b>	Two Resistors, $R_e = R_{ef} + R_{eb}$
<b>Power Supply Voltage</b>	Single $V_{cc} = 12V_{dc}$ $V_{ee} = 0V_{dc}$

Table 1. Common-emitter amplifier requirements.

#### 5. Prelab Design Project

You will design an amplifier in this prelab design project. The design will make use of a partially bypassed emitter resistor  $R_{eb}$ , and an emitter bypass capacitor  $C_e$ , thus controlling the gain and input impedance of the amplifier. The values of the capacitors will also change from design to design. **Units must be included** as well it is permissible to include a table of final values for clarity if you would prefer, but again, all work must be **handwritten**.

Use the following fixed component values in your circuit:

Component	Value
$R_i$	150 $\Omega$
$C_{byp}$	0.1 $\mu$ F
<b>Choose a value</b>	0.047 $\mu$ F
<b>They will all work</b>	0.01 $\mu$ F

Table 2. Fixed component values.




Figure 1. Common-emitter amplifier circuit.  $R_e = R_{ef} + R_{eb}$

### 5.1 DC Bias

**Begin by designing the Q-point** based on the output and input requirements. Use this to design the DC bias for the amplifier. The emitter resistor  $R_e$  is the sum of the two emitter resistors the unbypassed  $R_{ef}$  and the bypassed  $R_{eb}$  emitter resistor. The values of these resistors will control the Voltage Gain ( $A_v$ ) of the amplifier. Note that the location and value of the capacitors do not affect the biasing, so the values you calculate here will be valid for the amplifier Q-point design. Once you have designed the DC bias, use the transistor characteristics for the 2N3904 transistor to determine the transistor parameters ( $\beta$ ,  $r_o$ ,  $V_{ce\_sat}$ ) for where you are operating. Note that there is no single correct answer and that your design may differ significantly from your colleagues. You must show all your work and walk through all calculations.

Choose the sum of the voltage drop across  $V_{REF} + V_{REB}$  to be between **2v and 3V**.

$$V_E = V_{neg} + V_{REF} + V_{REB}$$

$$V_B = V_E + V_{BE}$$

$$R_{in} = R_i + R_{in2}$$

If you need to set the input impedance to a required value.

$$\text{Set } R_{in2} = R_{in} - R_i$$

$R_{in2} = R_{b1} || R_{b2} || [ r_{\pi} + (\beta + 1) \{ R_{ef} || (r_o + R_c || R_{load}) \} ]$  CE with Ref  
 $V_B = V_{CC} * (R_{b2} / (R_{b1} + R_{b2}))$ .  
 Solve for  $R_{b1}$ , and  $R_{b2}$

Component Values	Amplifier Parameters	Voltages and Currents
$R_{b1}$	Beta DC From curve	$V_{ce}$
$R_{b2}$	Beta AC From curve	$V_{be}$
$R_c$	$r_{\pi}$	$V_e$
$R_e$	$r_o$ From curve	$I_b$
		$I_c$

Table 3. DC Bias and Amplifier Parameters

### 5.2 AC: Design

We will now design and calculate the AC characteristics for the partially bypassed CE amplifier, with the emitter capacitor, bypassing  $R_{eb}$ . Resistor  $R_{ef}$  is not bypassed and provides negative feedback for the AC signal. **Table 4** shows all of the values you need to calculate. Be sure to show all work. You may use the equations given in the lab lecture and design reference, a word of caution some of the outside references will use approximations. Be sure you understand how to use the equations, though if assumptions are included, you must state these and show that you meet them.

#### For the FL low frequency cut off.

We will set all 3 break points ( $n=3$ ) to the same frequency this causes band spreading so  $FL = F_{cin} + F_{cout} + F_{ce}$  will be incorrect. We will use a break point frequency for each capacitor of  $FL'$ .

$$FL' = FL * \sqrt{2^{(\frac{1}{n})} - 1} \quad \text{For each capacitor (Cin, Cout, Ce) use } C = 1 / (2 \pi FL' Req)$$

Where  $Req$  the equivalent resistance across the capacitor.

$BW_{shrinkage} = \sqrt{2^{1/n} - 1}$  Where ( $n = 3$ ) is the number of low frequency zeros at the same frequency.

$FL = (F_{cin} + F_{cout} + F_{ce}) / (BW_{shrinkage} * n)$  if all 3 break points ( $n=3$ ) at the same frequency  $F_{cin} = F_{cout} = F_{ce} = FL * BW_{shrinkage}$

#### For the FH High frequency cut off.

$BW_{shrinkage} = \sqrt{2^{1/n} - 1}$  Where ( $n = 2$ ) is the number of high frequency poles at the same frequency.  $FH' = FH / (BW_{shrinkage})$

$\chi_1$ , and  $\chi_2$  control the high frequency cutoff and will help prevent high frequency oscillations.

$$FH' = \frac{FH}{\sqrt{2^{(\frac{1}{n})} - 1}} \quad \text{Where (n = 2) is the number of high frequency poles at the same frequency.}$$

**$\chi_1$ ,  $\chi_2 = 1 / (2 \pi FH' Req)$ .** Where  $Req$  the equivalent resistance across each capacitor.

### 5.3 AC: Gain of a Partial Emitter Bypass CE amp

Capacitor  $C_e$  only bypassing  $R_{eb}$  and  $R_e = R_{ef} + R_{eb}$ . The gain will be lower than if we bypassed both  $R_{ef}$  and  $R_{eb}$ .

$$A_{v2} = - \frac{\beta R_{L'}}{r_{\pi} + (\beta + 1)R_{ef}} \quad \text{Where } R_{L'} = R_c || R_L$$

Component Values	Amplifier Parameters	Voltages, Currents, and Power
$C_{in}$	Voltage Gain	$V_{in}$
$C_{out}$	Current Gain	$V_{out}$
$C_e$	Power Gain (in dB)	$i_{in}$
$C_{hi}$	Low Frequency Cutoff	$i_{out}$
	High Frequency Cutoff	$p_{in}$
	Input Resistance	$p_{out}$
	Output Resistance	

Table 4. Small Signal (ac) Amplifier Parameters

### 5.4 Computer-aided Analysis (25 Points)

Once you have completed your amplifier design, use a circuit simulator LTspice to analyze their performance. Note: **Must include LTspice schematics and plots must be labeled.** Generate the following plots for the amplifier design:

- A time-domain plot of the input and output, with the output voltage at the ( $V_{out}$ ) of the design requirement or greater at 5 kHz. The output should not have any distortion or clipping. Calculate the midband gain and indicate it on the plot. Compare this to your calculated values.
- An FFT of your time-domain waveform. Circle and indicate the height of any strong harmonics, in dB relative to your fundamental frequency at 5 kHz.
- A frequency sweep of the amplifier from 10 Hz to 1 MHz. Indicate the high and low frequencies cutoffs on the plot (these should correspond to the half-power, or 3dB below midband). Compare these to your calculated values.

### 5.5 Prelab Question

How could you vary the gain of the amplifier by using a potentiometer of a value equal to sum of  $R_{ef}$ , and  $R_{eb}$  without affecting the Q point? Draw a circuit.

## 6. Lab Procedure

**6.1 Construct** the CE amplifier shown in Figure 1. Must bypass the power supply on your proto board with a 0.1uF, 0.047uF or 0.001uF capacitor to prevent oscillations.

Remember that  $R_{gen}$  is internal to the function generator and is not in your circuit. Remember to use the two emitter resistors values from your design.

Record the values of the bias network resistors and the capacitors you used in the circuit.

**6.2 Measure** the following values: Measure at undistorted output.

(a) Q-point:  $V_c$ ,  $V_b$ ,  $V_e$ ,  $V_{ce}$ ,  $V_{be}$ ,  $I_e$ ,  $I_c$ , and  $I_b$  Note:  $I_b = I_{rb1} - I_{rb2}$ .

Use DC multimeter measure from the reference point the ground between the two power supplies. Note: Calculate the current from a voltage across a resistor.

Hint: If your Q-point  $V_b$ ,  $V_c$ , and  $V_e$  are not as expected. Remove the BJT and measure Base, Collector and Emitter nodes.  $V_b =$  expected bias voltage,  $V_c = V_{cc}$ , and  $V_e = V_{ee}$ .

(b) Voltage, current, and power gains. AC multimeter at 5kHz.

(c) Maximum undistorted peak-to-peak output voltage measured at 5kHz. Use scope.

(d) Input and output resistance measured at 5kHz. Note use  $R_i$  to calculate  $I_{in}$ . Use AC multimeter.

(e) Low and high cutoff frequencies (half power point). From frequency response plot use scope.

Recall that input impedance is given by  $R_{in} = V_{in}/I_{in}$ , output impedance is given by  $R_{out} = (V_{oc} - V_{out})/I_{Load}$ , voltage gain is given by  $A_v = V_{out}/V_{in}$ , and current gain is given by  $A_i = I_{Load}/I_{in}$ .

Additionally, plot the following: 4 plots

(a) Input and output waveform at the maximum undistorted value.

(b) FFT of  $V_{out}$  showing the fundamental and first few harmonics of signal  $V_{out}$  use the **scope**.

(c) Frequency response from 10 Hz to 1 MHz (set the input voltage to a value that does not cause distortion across the entire passband of the amplifier).

**6.3 Replace** the load resistor,  $R_{load}$ , with a 100 Ohm and a 10k resistor, and at 5kHz input adjust the  $V_{in}$  level to obtain the maximum output peak to peak voltage without clipping and measure the voltage gain  $A_v$ . Comment on the loading effect, and remember to change back to a **the original load resistor** after this step.

**Common Emitter Amplifier Lab  
Report Data Sheet**

**Name:** \_\_\_\_\_ **Lab Date:** \_\_\_\_\_ **Bench:** \_\_\_\_\_  
**Group:** \_\_\_\_\_ **CRN:** \_\_\_\_\_

Remember to include units for all answers and to label all plots and a **photo** of your built circuit. There are a total of 4 plots in this lab. Submit the results online to canvas. **10 point reduction (in class only)** if in lab you do not replace all connectors, components, and cables.

**6.1 Component Values Measure before building.**

<b>R<sub>b1</sub>:</b>		<b>R<sub>b2</sub>:</b>		<b>R<sub>c</sub>:</b>	
<b>R<sub>ef</sub>:</b>		<b>R<sub>eb</sub>:</b>		<b>R<sub>L</sub>:</b>	

**6.2 Common-emitter amplifier.** There are 4 plots at maximum undistorted output ( $V_{in}$ ,  $V_{out}$ , Power spectrum, and AC sweep).  $I_B = I_E - I_C$ . Use multimeter measure from the reference point ground between the two power supplies. Current is calculated from voltage across a resistor.

<b>Capacitor Values:</b>	$C_{in}$ :		$C_{out}$ :			
	$C_e$ :		$C_{hi}$ :			
<b>Q-Point DC voltmeter:</b>	$V_C$ :		$V_B$ :		$V_E$ :	
	Calculate $I_B$ :		$I_C$ :		$I_E$ :	
	$V_{CE}$ :		$V_{BE}$ :		$V_{CC}$ :	
<b>Gain AC voltmeter:</b>	Voltage:		Current:		Power:	
<b>Voltage Output scope:</b>	Max:					
<b>Resistance (AC):</b>	Input		Output			
<b>Cutoff Frequency:</b>	Low:		High:			

**6.3 Common-emitter amplifier at 5kHz input** adjust the  $V_{in}$  level with a different load resistors measure with scope the maximum undistorted output. (no plots).

100Ω load resistor:

<b>Gain:</b>	Voltage:		Current:		Power:	
<b>Voltage Output Vpp:</b>	Max:					

10kΩ load resistor:

<b>Gain:</b>	Voltage:		Current:		Power:	
<b>Voltage Output Vpp:</b>	Max:					