


## ECE 3274 Two-Stage Amplifier Project

### 1. Objective

The objective of this lab is to design and build a direct-coupled two-stage amplifier, including a common-source gain stage and a common-collector buffer stage. We will be online this semester and need to build the circuit at home we will use power supplies  $V_{pos} = 12V_{dc}$   $V_{neg} = 0V_{dc}$ . We will use a single supply in the lab classroom if in person this semester.



### 2. Components

Qty	Device
1	2N3904 BJT Transistor
1	2N7000 MOSFET Transistor

### 3. Introduction

Multistage amplifiers made up of single transistor amplifiers connected in cascade. The first stage usually provides a high input impedance to minimize loading the source (transducer). The middle stages usually account for most of the desired voltage gain. The final stage provides a low output impedance to prevent loss of signal (gain), and to be able to handle the amount of current required by the load.

When analyzing multistage amplifiers, the loading effect of each stage must be considered, since the input impedance of the next stage acts as the load impedance for the previous stage. Therefore, the ac analysis of a multistage amplifier is usually done starting with the final stage. The individual stages are usually coupled either with a capacitor, or by direct coupling. Capacitive coupling is most often used when the signals being amplified are ac signals. With capacitive coupling, the stages are separated by a capacitor, which blocks the dc voltages between each stage. This dc blocking prevents the bias point of each stage from being upset. DC coupling requires more attention to detail in the bias network, but allow for good low-frequency response (usually down to dc).

The CS-CC cascade two-stage amplifier is a good multistage configuration because the CS and CC amplifiers together provide some very desirable characteristics. The CS amplifier makes up the first stage and is capable of providing high voltage gain. The input impedance of the CS is a function of  $R_{g1}$  and  $R_{g2}$  and is generally very high. The output impedance of the CS is approximately equal to  $R_d \parallel r_o$ , which is usually in the  $k\Omega$  range. The CC amplifier makes up

the second stage and has the characteristics of high input impedance, very low output impedance, and high current gain.

In a cascade configuration, the overall voltage and current gains are given by:

$$A_V \text{ overall} = A_V \text{ input stage} * A_V \text{ Output stage}$$

Note: The  $A_V$  of Input stage includes the input voltage divider.  
The  $A_V$  of the output stage includes the output voltage divider.

$$A_I \text{ overall} = A_I \text{ first stage} * A_I \text{ second stage}$$

In designing this amplifier, it is highly recommended that you take advantage of the work you did in the Common-Collector and CS MOSFET amplifier labs. You may need to make modifications to your work, but on the whole these amplifiers should be very good starting places. You need not show your work on the bias points, but you should show how you calculate all *overall* values in this lab.

You should refer to your lab lecture notes, your Electronics II Lecture notes, your textbook, the course website, and other reference material to determine how best to design your amplifier. This lab is intended as a design project and not as a step-by-step guide.

#### 4. Requirements

Your amplifier design must meet the following requirements.

Requirement	Specification
<b>Voltage Gain of Amplifier</b>	Open loop, $R_{sf} = 0$
<b><math>F_L</math> Low Frequency Cutoff</b>	Between 100 Hz and 300 Hz
<b><math>F_H</math> High Frequency Cutoff</b>	Between 40 kHz and 150 kHz (set to 100kHz)
<b>Overall Input Impedance (<math>R_{in}</math>)</b>	Between 5K $\Omega$ and 10K $\Omega$
<b>Choose Output Voltage</b>	Between $2V_{pk-pk}$
<b>Load Resistance (CC) <math>R_{load}</math></b>	220 $\Omega$
<b><math>V_{rs}</math> Voltage across <math>R_s</math></b>	2.0Vdc
<b><math>V_{re}</math> Voltage across <math>R_e</math></b>	6Vdc
<b>Power Supply Voltage</b>	Single $V_{pos} = +12Vdc$ $V_{neg} = 0Vdc$

Table 1. Two-stage amplifier requirements.

#### 5. Prelab Design Project

You will design the two-stage in this prelab design project. You should start with your previous designs for a common-collector and common-source amplifier as reference to work from, and modify them (if necessary) to meet the requirements for this lab. Then calculate values for the new components. Remember the input impedance of the CC is the load impedance of the CS.

The voltage on drain ( $V_d$ ) is the bias voltage on the base ( $V_b$ ).

You must be included, the schematics, show all calculations with the equations, and any assumptions you made. Units must be included as well as is recommended real component values. **Amplifier gain is open loop so  $R_{sf} = 0$**

**Use these values for the transistors: BJT, and MOSFET**

For the BJT 2N3904 Use  $r_{oCC} = 18\text{ K}\Omega$ ,  $\beta = 165$ ,  $V_{ceSat} = 0.2\text{Vdc}$

For the MOSFET 2N7000 use  $V_{GS} = 2.1\text{Vdc}$ , Use  $r_{oCS} = 8\text{ k}\Omega$  from your CS amp lab,  $V_{dsSat} = 1.0\text{Vdc}$  and  $g_m = 0.007$

**Note:** You may find that the High frequency breakpoint will be lower than your design values be of the internal capacitance of the MOSFET. The  $A_{Vcs}$  will CS stage is control gain using  $R_{sf}$  and  $R_{sb}$ . The gain  $A_v$  will be higher in both LTspice and the built circuit, adjust the input voltage  $V_{in}$  get the required output voltage  $V_{out}$ . Make your measurements at that setting. The  $A_{VCS}$  must compensate for gains of less than one of the  $A_{VCC}$ , Input voltage divider, and Output voltage divider.




Figure 1. Two-stage amplifier circuit.

Component	Value
$R_i$	150 $\Omega$
$R_{iso}$	47 $\Omega$
$C_{byp}$	0.1 $\mu\text{F}$ , 0.047 $\mu\text{F}$ , or 0.01 $\mu\text{F}$

Table 2. Fixed component values.

### 5.1. DC Bias

Begin by designing the DC bias for the CC amplifier stage based on output requirements. Note that the location and value of the capacitors do not affect the DC biasing. Once you have designed the DC bias, use the transistor characteristics for the 2N3904 and 2N7000 transistors to determine the transistor parameters for where you are operating. Note that there is no single correct answer and that your design may differ significantly from your colleagues'. You must show all work and walk through all calculations.

Component Values	Amplifier Parameters	Voltages and Currents
R <sub>G1</sub> , R <sub>G2</sub>	Beta ac and dc (2N2904)	V <sub>ce</sub> , V <sub>be</sub> , V <sub>e</sub>
R <sub>D</sub> , R <sub>S</sub>	r <sub>π</sub> , r <sub>o</sub> , β (2N3904)	I <sub>b</sub> , I <sub>c</sub>
	V <sub>TN</sub> , r <sub>o</sub> , g <sub>m</sub> (2N7000)	V <sub>GS</sub> , V <sub>DS</sub> , V <sub>S</sub>
R <sub>e</sub>		I <sub>D</sub>

Table 3. DC Bias and Amplifier Parameters

### 5.2. AC Analysis

Once you have designed the bias network and determined the transistor parameters, you are ready to begin the ac analysis. Table 4 shows all of the values you need to calculate. Be sure to show all work. You may use equations given in the lab lecture, class lecture, or from a textbook (i.e., you do not need to derive the voltage gain). Be sure you understand how to use the equations, though—if assumptions are included, you must state these and show that you meet them. Do not simply copy equations out of the book and use them, because they probably won't work.

Use the Short-Circuit Time Constant method to determine the capacitor value

$$BW_{shrinkage} = \sqrt{2^{1/n} - 1} \text{ Where } (n) \text{ number poles or zeros at the same frequency.}$$

Determine the capacitor value for **C<sub>inCS</sub>**, **C<sub>s</sub>** and **C<sub>outCC</sub>** by setting each time constant to a frequency of **F<sub>L</sub>\* BWshinkage with n = 3**. Determine the capacitor value for **Chi-CS**, and **Chi-CC** by setting each time constant to a frequency of **F<sub>H</sub>/ BWshinkage with n = 2**.

Component Values	Amplifier Parameters	Voltages, Currents, and Power
C <sub>in</sub>	Overall Voltage Gain	V <sub>in</sub>
C <sub>out</sub>	Overall Current Gain	V <sub>out</sub>
C <sub>s</sub>	Overall Power Gain (in dB)	i <sub>in</sub>
	Overall Low Frequency Cutoff	i <sub>out</sub>
Chi-CS	Overall High Frequency Cutoff	p <sub>in</sub>
Chi-CC	Overall Input Resistance	p <sub>out</sub>
	Overall Output Resistance	

Table 4. Small Signal (ac) Amplifier Parameters

### 5.3. Computer-aided Analysis (25 Points)

Once you have completed your amplifier design, use LTspice to analyze their performance. Generate the following plots for each amplifier design: include LTspice schematics.

- (a) A time-domain plot of the input and output, with the output voltage of 3V<sub>pk-pk</sub> or greater at 5 kHz. The output should not have any distortion or clipping. Calculate the midband gain and indicate it on the plot. Compare this to your calculated values.

- (b) An FFT of your time-domain waveform. Circle and indicate the height of any strong harmonics, in dB relative to your fundamental frequency at 5 kHz.
- (c) A frequency sweep of the amplifier from 10 Hz to 1 MHz. Indicate the high and low frequencies on the plot (these should correspond to the half-power, or -3dB points). Compare these to your calculated values.

#### 5.4. Prelab Questions

- (a) What would happen if you swapped the order of the transistors?
- (b) Could you use a CE amplifier in place of a CS amplifier, and/or a CD amplifier in place of a CC amplifier? Why or why not? What restrictions.
- (c) What would be the advantages and disadvantages of replacing the CC output stage amplifier with a push-pull amplifier stage?

### 6. Lab Procedure

**6.1.** Construct the amplifier shown in Figure 1. Remember that  $R_{GEN}$  is internal to the function generator and the shunt  $R_i = 150$ . Also remember to use two emitter resistors of approximately the same value, as shown in the schematic. Record the values of the bias network resistors and the capacitors you used in the circuit.

**6.2.** Measure the following values:

- (a) Q-point:  $V_{ce}$ ,  $V_{be}$ ,  $V_E$ ,  $V_C$ ,  $V_B$ , and  $I_c$  (2N3904), and  $V_{DS}$ ,  $V_{GS}$ ,  $V_S$ ,  $V_D$ ,  $V_G$ , and  $I_D$  (2N7000).
- (b) Voltage gain each stage
- (c) Overall voltage, current, and power gains.
- (d) Maximum undistorted peak-to-peak output voltage ( $V_{out}$ ).
- (e) Overall Input and output resistance. At 5kHz
- (f) Low and high cutoff frequencies (half power point).

Recall that input impedance is given by  $R_{in} = v_{in}/i_{in}$ , output impedance is given by  $R_{out} = (V_{oc} - V_{load})/i_{out}$ , voltage gain is given by  $A_v = v_{out}/v_{in}$ , and current gain is given by  $A_i = i_{out}/i_{in}$ .

Additionally, plot the following:

- (a) Input and output waveform at the maximum undistorted value.
- (b) FFT showing the fundamental and first few harmonics.
- (c) Frequency response from 10 Hz to 1 MHz (set the input voltage to a value that does not cause distortion across the entire passband of the amplifier).

**ECE 3274**  
**Two-Stage Amplifier Lab**  
**Data Sheet**

**Name:** \_\_\_\_\_ **Lab Date:** \_\_\_\_\_ **Bench:** \_\_\_\_\_  
**Group:** \_\_\_\_\_ **CRN:** \_\_\_\_\_

Remember to include units for all answers and to label all printouts. There are a total of three (3) printouts in this lab. Up load Report data sheet, plots, and **photo** of as built circuit.

**6.1. Component Values**

<b>R<sub>G1</sub>:</b>		<b>R<sub>G2</sub>:</b>		<b>R<sub>Sf</sub>:</b>		<b>R<sub>sb</sub>:</b>	
<b>R<sub>d</sub>:</b>		<b>R<sub>e</sub>:</b>		<b>R<sub>iso</sub>:</b>	47	<b>R<sub>i</sub>:</b>	150

**6.2. Two-stage amplifier. There are three printouts here.**

<b>Capacitor Values:</b>	<b>C<sub>in</sub>:</b>		<b>C<sub>out</sub>:</b>		<b>C<sub>hiCS</sub>:</b>	
	<b>C<sub>s</sub>:</b>				<b>C<sub>hiCC</sub>:</b>	
<b>Q-Point: DC values</b>	<b>V<sub>ce</sub>:</b>		<b>V<sub>be</sub>:</b>		<b>I<sub>c</sub>:</b>	
	<b>V<sub>E</sub>:</b>		<b>V<sub>B</sub>:</b>		<b>V<sub>C</sub>:</b>	
	<b>V<sub>GS</sub>:</b>		<b>V<sub>DS</sub>:</b>		<b>I<sub>D</sub>:</b>	
	<b>V<sub>S</sub>:</b>		<b>V<sub>G</sub>:</b>		<b>V<sub>D</sub>:</b>	
<b>Gain include divider</b>	<b>Av CS</b>		<b>Av CC</b>			
<b>Overall Gain:</b>	<b>Voltage:</b>		<b>Current:</b>		<b>Power:</b>	
<b>Voltage Output Vpp:</b>	<b>Max:</b>					
<b>Resistance: at 5kHz</b>	<b>Input</b>		<b>Output</b>			
<b>Frequency Response:</b>	<b>Low:</b>		<b>High:</b>		<b>BW:</b>	

**Include plots: Maximum output voltage at 5kHz, Frequency Response plot.**